PHY Lite for Parallel Interfaces FPGA IP User Guide

ID 683716
Date 1/13/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: ylm1689206021930

Ixiasoft

Document Table of Contents

2.5.1.2. Design Example with Dynamic Reconfiguration

When you select the Use dynamic reconfiguration option and click Generate Example Design, the Quartus® Prime software generates the dynamic reconfiguration simulation and synthesis-based examples.