Visible to Intel only — GUID: hmm1523022841512
Ixiasoft
1. HDMI Intel® FPGA IP Design Example Quick Start Guide for Stratix® 10 Devices
2. HDMI 2.1 Design Example (Support FRL = 1)
3. HDMI 2.0 Design Example
4. HDCP Over HDMI 2.0/2.1 Design Example
5. HDMI Stratix® 10 FPGA IP Design Example User Guide Archives
6. Document Revision History for the HDMI Stratix® 10 FPGA IP Design Example User Guide
2.1. HDMI 2.1 RX-TX Retransmit Design Block Diagram
2.2. Creating RX-Only or TX-Only Designs
2.3. Hardware and Software Requirements
2.4. Directory Structure
2.5. Design Components
2.6. Dynamic Range and Mastering (HDR) InfoFrame Insertion and Filtering
2.7. Design Software Flow
2.8. Running the Design in Different FRL Rates
2.9. Clocking Scheme
2.10. Interface Signals
2.11. Design RTL Parameters
2.12. Hardware Setup
2.13. Simulation Testbench
2.14. Design Limitations
2.15. Debugging Features
3.1. HDMI RX-TX Retransmit Design Block Diagram
3.2. Creating TX or RX Only Designs
3.3. Design Components
3.4. Dynamic Range and Mastering (HDR) InfoFrame Insertion and Filtering
3.5. Clocking Scheme
3.6. Interface Signals
3.7. Design RTL Parameters
3.8. Hardware Setup
3.9. Simulation Testbench
3.10. Upgrading Your Design
Visible to Intel only — GUID: hmm1523022841512
Ixiasoft
1.1. Directory Structure
The directories contain the generated files for the HDMI Intel® FPGA IP design example.
Figure 2. Directory Structure for the Design Example
Folders | Files |
---|---|
gxb | /gxb_rx.ip |
/gxb_rx_reset.ip | |
/gxb_tx.ip | |
/gxb_tx_fpll.ip | |
/gxb_tx_reset.ip | |
hdmi_rx | /hdmi_rx.ip |
/hdmi_rx_top.v | |
/Panasonic.hex | |
/symbol_aligner.v | |
hdmi_tx | /hdmi_tx.ip |
/hdmi_tx_top.v | |
i2c_slave | /i2c_avl_mst_intf_gen.v |
/i2c_clk_cnt.v | |
/i2c_condt_det.v | |
/i2c_databuffer.v | |
/i2c_rxshifter.v | |
/i2c_slvfsm.v | |
/i2c_spksupp.v | |
/i2c_txout.v | |
/i2c_txshifter.v | |
/i2cslave_to_avlmm_bridge.v | |
pll | /pll_hdmi.ip |
/pll_hdmi_reconfig.ip | |
common | /clock_control.ip |
/clock_crosser.v | |
/dcfifo_inst.v | |
/debouncer.v | |
/fifo.ip | |
/alt_reset_delay.v | |
/device_init.v | |
/output_buf_i2c.ip | |
/reset_release.ip | |
hdr | /altera_hdmi_aux_hdr.v |
/altera_hdmi_aux_snk.v | |
/altera_hdmi_aux_src.v | |
/altera_hdmi_hdr_infoframe.v | |
/avalon_st_mutiplexer.qsys | |
reconfig_mgmt | /mr_compare_pll.v |
/mr_compare_rx.v | |
/mr_rate_detect.v | |
/mr_reconfig_master_pll.v | |
/mr_reconfig_master_rx.v | |
/mr_reconfig_mgmt.v | |
/mr_rom_pcs.v | |
/mr_rom_pll_valuemask_8bpc.v | |
/mr_rom_pll_valuemask_10bpc.v | |
/mr_rom_pll_valuemask_12bpc.v | |
/mr_rom_pll_valuemask_16bpc.v | |
/mr_rom_rx_dprioaddr_bitmask.v | |
/mr_rom_rx_valuemask.v | |
/mr_state_machine.v | |
sdc | /s10_hdmi2.sdc |
/mr_reconfig_mgmt.sdc | |
/jtag.sdc | |
/rxtx_link.sdc |
Folders | Files |
---|---|
aldec | /aldec.do |
/rivierapro_setup.tcl | |
cadence | /cds.lib |
/hdl.var | |
<cds_libs folder> | |
mentor | /mentor.do |
/msim_setup.tcl | |
synopsys | /vcs/filelist.f |
/vcs/vcs_setup.sh | |
/vcs/vcs_sim.sh | |
/vcsmx/vcsmx_setup.sh | |
/vcsmx/vcsmx_sim.sh | |
/vcsmx/synopsys_sim_setup | |
xcelium | /cds.lib |
/hdl.var | |
/xcelium_sim.sh | |
/xcelium_setup.sh | |
<cds_libs folder> | |
common | /modelsim_files.tcl |
/riviera_files.tcl | |
/vcs_files.tcl | |
/vcsmx_files.tcl | |
/xcelium_files.tcl | |
hdmi_rx | /hdmi_rx.ip |
/hdmi_rx.sopcinfo | |
/Panasonic.hex | |
/symbol_aligner.v | |
hdmi_tx | /hdmi_tx.ip |
/hdmi_tx.sopcinfo |
Folders | Files |
---|---|
tx_control_src
Note: The tx_control folder will also contain duplicates of these files.
|
/i2c.c |
/i2c.h | |
/main.c | |
/xcvr_gpll_rcfg.c | |
/xcvr_gpll_rcfg.h | |
/intel_fpga_i2c.c | |
/intel_fpga_i2c.h |