Visible to Intel only — GUID: uxs1695247769897
Ixiasoft
1.1. F-Tile Interlaken Intel® FPGA IP v8.1.0
1.2. F-Tile Interlaken Intel® FPGA IP v8.0.0
1.3. F-Tile Interlaken Intel® FPGA IP v7.1.0
1.4. F-Tile Interlaken Intel® FPGA IP v7.0.0
1.5. F-Tile Interlaken Intel® FPGA IP v6.1.0
1.6. F-Tile Interlaken Intel® FPGA IP v6.0.0
1.7. F-Tile Interlaken Intel® FPGA IP v5.0.0
1.8. F-Tile Interlaken Intel® FPGA IP v4.1.0
1.9. F-Tile Interlaken Intel® FPGA IP v4.0.0
1.10. F-Tile Interlaken Intel® FPGA IP v3.1.0
1.11. F-Tile Interlaken Intel® FPGA IP v3.0.0
1.12. F-Tile Interlaken Intel® FPGA IP v2.0.0
1.13. F-Tile Interlaken Intel® FPGA IP User Guide Archives
1.14. F-Tile Interlaken Intel® FPGA IP Design Example User Guide Archives
Visible to Intel only — GUID: uxs1695247769897
Ixiasoft
1.3. F-Tile Interlaken Intel® FPGA IP v7.1.0
Quartus® Prime Pro Edition Version | Description | Impact |
---|---|---|
23.3 | Added the Analog Parameters tab in the IP generation GUI. |
— |