Visible to Intel only — GUID: yot1537968969182
Ixiasoft
1.1. Directory Structure
1.2. DisplayPort Intel® FPGA IP Design Example Hardware and Software Requirements
1.3. Generating the DisplayPort Intel® FPGA IP Design Example
1.4. Simulating the Design
1.5. Compiling and Testing the DisplayPort Intel® FPGA IP Design
1.6. DisplayPort Intel® FPGA IP Design Example Parameters
2.1. Cyclone® 10 GX DisplayPort SST Parallel Loopback Design Features
2.2. Cyclone® 10 GX DisplayPort MST Parallel Loopback Design Features
2.3. Cyclone® 10 GX DisplayPort SST TX-only or RX-only Design Features
2.4. Enabling Adaptive Sync Support
2.5. Design Components
2.6. Clocking Scheme
2.7. Interface Signals and Parameter
2.8. Hardware Setup
2.9. Simulation Testbench
2.10. DisplayPort Transceiver Reconfiguration Flow
2.11. Transceiver Lane Configurations
Visible to Intel only — GUID: yot1537968969182
Ixiasoft
2.4. Enabling Adaptive Sync Support
To enable support for the Adaptive Sync feature in the design examples without PCR, you need to edit the MSA_TIMING_PAR_IGNORED bit of the DPCD 00007h register and the MSA_TIMING_PAR_IGNORE_EN bit of the DPCD 00107h register in the rx_utils.c file in the software folder.
Note: The Adaptive Sync feature is applicable only when you turn on the Enable GPU control parameter.
To edit the bits:
- Locate data[7] = 0x80; // DPCD_ADDR_DOWN_STREAM_PORT_COUNT.
- Change 0x80 to 0xC0.
- Locate data[7] = 0x00; // DPCD_ADDR_DOWNSPREAD_CTRL
- Change 0x00 to 0x80.
- Regenerate the ELF file, refer to Regenerating .elf File.
- After programming the SOF file into the FPGA, program the updated ELF file into the FPGA.