Visible to Intel only — GUID: yrm1556208456897
Ixiasoft
1.1. Supported Devices and Configuration Methods
1.2. Quad SPI Flash Byte-Addressing
1.3. Generic Flash Programmer Operation
1.4. Generic Flash Programmer Flow Templates ( Intel® Stratix® 10 devices)
1.5. Generic Flash Programmer Flow Templates ( Intel® Arria® 10 and Intel® Cyclone® 10 GX)
1.6. Generic Flash Programmer Settings Reference
1.7. Generic Flash Programmer User Guide Revision History
1.8. Generic Flash Programmer Document Archive
1.4.1. Initialization Flow Template ( Intel® Stratix® 10 Devices)
1.4.2. Program Flow Template ( Intel® Stratix® 10 Devices)
1.4.3. Erase Flow Template ( Intel® Stratix® 10 Devices)
1.4.4. Verify/Blank-Check/Examine Flow Template ( Intel® Stratix® 10 Devices)
1.4.5. Termination Flow Template ( Intel® Stratix® 10 Devices)
1.5.1. Initialization Flow Templates ( Intel® Arria® 10 and Intel® Cyclone® 10 GX)
1.5.2. Program Flow Template ( Intel® Arria® 10 and Intel® Cyclone® 10 GX)
1.5.3. Erase Flow Template ( Intel® Arria® 10 and Intel® Cyclone® 10 GX)
1.5.4. Verify/Blank-Check/Examine Flow Template ( Intel® Arria® 10 and Intel® Cyclone® 10 GX)
1.5.5. Termination Flow Template ( Intel® Arria® 10 and Intel® Cyclone® 10 GX)
1.5.6. Programming Flow Action Properties
1.6.1. Device and Pin Options
1.6.2. More Security Options Dialog Box
1.6.3. Input Files Tab Settings (Programming File Generator)
1.6.4. Output Files Tab Settings (Programming File Generator)
1.6.5. Add Partition Dialog Box (Programming File Generator)
1.6.6. Bitstream Co-Signing Security Settings (Programming File Generator)
1.6.7. Convert Programming File Dialog Box
1.6.8. Compression and Encryption Settings (Convert Programming File)
1.6.9. SOF Data Properties Dialog Box (Convert Programming File)
1.6.10. Select Devices (Flash Loader) Dialog Box
Visible to Intel only — GUID: yrm1556208456897
Ixiasoft
1.6.4. Output Files Tab Settings (Programming File Generator)
The Output Files tab allows you to specify the type of secondary programming file that you want to generate (output) with the Programming File Generator. The Programming File Generator converts a primary programming file (for example, .sof) into a programming file for alternative programming methods (for example, a .jic for flash programming). The Output Files tab and options change dynamically according to your selections.
The following output file options are available:
Setting | Description |
---|---|
Device family | Specifies the FPGA device family you are targeting for configuration. Programming File Generator supports only Intel® Agilex™ , Intel® Stratix® 10, Intel® MAX® 10, and Intel® Cyclone® 10 LP devices. |
Configuration mode | Specifies the method of FPGA configuration, such as Active Serial x4, AVST x8, AVST x16, or AVST x32. Generic Flash Programmer supports only Active Serial x4. |
Output directory and Name | Specifies the name and location of the file you generate. By default, this location is in the top-level project directory. |
File Types | Allows you to enable the type of secondary programming file that you want to generate. Generic Flash Programmer supports only JTAG Indirect Configuration File (.jic). The available options include:
|