F-Tile Ethernet Intel® FPGA Hard IP Release Notes

Download PDF
ID 683443
Date 4/01/2024
Public
Document Table of Contents
Document Table of Contents x
1. F-Tile Ethernet Intel FPGA Hard IP Release Notes
1. F-Tile Ethernet Intel FPGA Hard IP Release Notes x
1.1. F-Tile Ethernet Intel® FPGA Hard IP v14.0.0 1.2. F-Tile Ethernet Intel® FPGA Hard IP v12.0.0 1.3. F-Tile Ethernet Intel® FPGA Hard IP v11.0.0 1.4. F-Tile Ethernet Intel® FPGA Hard IP v10.0.0 1.5. F-Tile Ethernet Intel® FPGA Hard IP v9.0.0 1.6. F-Tile Ethernet Intel® FPGA Hard IP v8.0.0 1.7. F-Tile Ethernet Intel® FPGA Hard IP v7.0.0 1.8. F-Tile Ethernet Intel® FPGA Hard IP v6.0.0 1.9. F-Tile Ethernet Intel® FPGA Hard IP v5.0.0 1.10. F-Tile Ethernet Intel® FPGA Hard IP v4.0.0 1.11. F-Tile Ethernet Intel® FPGA Hard IP v3.0.0 1.12. F-Tile Ethernet Intel® FPGA Hard IP v2.0.0 1.13. F-Tile Ethernet Intel® FPGA Hard IP User Guide Archives 1.14. F-Tile Ethernet Intel® FPGA Hard IP Design Example User Guide Archives
1. F-Tile Ethernet Intel FPGA Hard IP Release Notes

1.11. F-Tile Ethernet Intel® FPGA Hard IP v3.0.0

Table 11.  v3.0.0 2021.10.04
Quartus® Prime Version Description Impact
21.3 Added support for the fast simulation model for FGT variants. Enabled by default for generated design examples. To enable the feature in your own design simulation, add the fast sim macro in your simulation script.
Updated timestamp accuracy in basic and advanced modes. The timestamp accuracy values in the Basic and Advanced modes reflect simulation results only. Hardware accuracy values may differ and will be available in a future release.
Added new parameter: Enable Ethernet debug endpoint When enabled, allows you to access the Ethernet toolkit via System Console.
Added VHDL file format support. —
Added support for Siemens EDA* Questa* and Questa-Intel FPGA Edition simulator. —
Level Two Title