Visible to Intel only — GUID: kde1698179965165
Ixiasoft
1.1. F-Tile Ethernet Intel® FPGA Hard IP v15.0.0
1.2. F-Tile Ethernet Intel® FPGA Hard IP v14.0.0
1.3. F-Tile Ethernet Intel® FPGA Hard IP v12.0.0
1.4. F-Tile Ethernet Intel® FPGA Hard IP v11.0.0
1.5. F-Tile Ethernet Intel® FPGA Hard IP v10.0.0
1.6. F-Tile Ethernet Intel® FPGA Hard IP v9.0.0
1.7. F-Tile Ethernet Intel® FPGA Hard IP v8.0.0
1.8. F-Tile Ethernet Intel® FPGA Hard IP v7.0.0
1.9. F-Tile Ethernet Intel® FPGA Hard IP v6.0.0
1.10. F-Tile Ethernet Intel® FPGA Hard IP v5.0.0
1.11. F-Tile Ethernet Intel® FPGA Hard IP v4.0.0
1.12. F-Tile Ethernet Intel® FPGA Hard IP v3.0.0
1.13. F-Tile Ethernet Intel® FPGA Hard IP v2.0.0
1.14. F-Tile Ethernet Intel® FPGA Hard IP User Guide Archives
1.15. F-Tile Ethernet Intel® FPGA Hard IP Design Example User Guide Archives
Visible to Intel only — GUID: kde1698179965165
Ixiasoft
1.3. F-Tile Ethernet Intel® FPGA Hard IP v12.0.0
| Quartus® Prime Version | Description | Impact |
|---|---|---|
| 23.4 | Added support for the fast simulation model for FGT variants with PTP enabled. | This feature is enabled by default for the generated design examples. To enable this feature in your own design simulation, add the fast simulation macro in your simulation script. |
| Ethernet IEEE 1588 TOD Synchronizer Intel FPGA IP has lower timing margin for Intel Agilex 7 I-Series OPNs with device density code of 041. | — |