Intel FPGA Programmable Acceleration Card N3000-N Data Sheet

Download PDF
ID 683434
Date 12/11/2020
Public
Document Table of Contents
Document Table of Contents x
1. Introduction 2. Overview 3. System Compatibility 4. Mechanical Information 5. Thermal Specifications 6. Intel® Provided FPGA Image A. References B. Safety and Regulatory Information C. Document Revision History for the Intel FPGA Programmable Acceleration Card N3000-N Data Sheet
2. Overview x
2.1. Intel® FPGA PAC N3000-N Block Diagram 2.2. Overview of Product Features 2.3. PCIe Overview 2.4. Board Management Controller Overview
2.2. Overview of Product Features x
2.2.1. Intel® Arria® 10 GT FPGA 2.2.2. Intel® Ethernet Controller XL710-BM2 Network Interface Controller 2.2.3. On-Board Memory 2.2.4. Software and Firmware 2.2.5. Power 2.2.6. Network Interface
2.2.6. Network Interface x
2.2.6.1. Intel® Ethernet Connection C827 Retimer
2.4. Board Management Controller Overview x
2.4.1. Field Replaceable Unit Identification (FRUID) EEPROM
5. Thermal Specifications x
5.1. Cooling Requirements
B. Safety and Regulatory Information x
B.1. Regulatory Compliance
1. Introduction
2. Overview
3. System Compatibility
4. Mechanical Information
5. Thermal Specifications
6. Intel® Provided FPGA Image
A. References
B. Safety and Regulatory Information
C. Document Revision History for the Intel FPGA Programmable Acceleration Card N3000-N Data Sheet

2.3. PCIe Overview

The communication link between the Intel® FPGA PAC N3000-N and a local host server is through a PCIe Gen3 x16 Edge Connector. The card contains a PEX8747 PCIe switch with one upstream port (x16) on the edge connector, and four downstream ports (all x8) connected to Intel® Arria® 10 FPGA (two x8 ports) and one x8 port per Intel® Ethernet Controller XL710 device.

The Intel® FPGA PAC N3000-N supports PCIe* Gen3 speed. The PEX8747 PCIe switch links between Intel Arria10 and XL710 run at Gen3 speed, whereas the upstream port on the edge connector runs the highest speed supported by the host up to Gen3 speed.

The PCIe* edge connector SMBus is connected to the Intel® MAX® 10 BMC.

PCIe* Device Description PCIe* Vendor ID (VID) PCIe* Device ID (DID) PCIe* Sub-Vendor ID (SVID) PCIe* Sub-Device ID (SDID) Class
Intel® Arria® 10 FPGA PCIe* Management Interface 0x8086 0x0B30 0x8086 0000 0x1200
Intel® Arria® 10 FPGA Secondary PCIe* Interface 0x0B32 0x1200
XL710 Ethernet NIC (25G) 0x0D58 0x0200
Level Two Title