Intel FPGA Programmable Acceleration Card N3000-N Data Sheet

Download PDF
ID 683434
Date 12/11/2020
Public
Document Table of Contents
Document Table of Contents x
1. Introduction 2. Overview 3. System Compatibility 4. Mechanical Information 5. Thermal Specifications 6. Intel® Provided FPGA Image A. References B. Safety and Regulatory Information C. Document Revision History for the Intel FPGA Programmable Acceleration Card N3000-N Data Sheet
2. Overview x
2.1. Intel® FPGA PAC N3000-N Block Diagram 2.2. Overview of Product Features 2.3. PCIe Overview 2.4. Board Management Controller Overview
2.2. Overview of Product Features x
2.2.1. Intel® Arria® 10 GT FPGA 2.2.2. Intel® Ethernet Controller XL710-BM2 Network Interface Controller 2.2.3. On-Board Memory 2.2.4. Software and Firmware 2.2.5. Power 2.2.6. Network Interface
2.2.6. Network Interface x
2.2.6.1. Intel® Ethernet Connection C827 Retimer
2.4. Board Management Controller Overview x
2.4.1. Field Replaceable Unit Identification (FRUID) EEPROM
5. Thermal Specifications x
5.1. Cooling Requirements
B. Safety and Regulatory Information x
B.1. Regulatory Compliance
1. Introduction
2. Overview
3. System Compatibility
4. Mechanical Information
5. Thermal Specifications
6. Intel® Provided FPGA Image
A. References
B. Safety and Regulatory Information
C. Document Revision History for the Intel FPGA Programmable Acceleration Card N3000-N Data Sheet

1. Introduction

Updated for:
Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs 1.3.1
Figure 1.  Intel FPGA Programmable Acceleration Card N3000-N

This data sheet describes the Intel FPGA Programmable Acceleration Card N3000-N , featuring the Intel® Arria® 10 GT FPGA. This document provides electrical, mechanical, thermal, and other key specifications. The Intel FPGA Programmable Acceleration Card N3000-N is an enhanced version of the Intel® FPGA PAC N3000-2 with changes for systems requiring Telcordia* Network Equipment Building System (NEBS) compliance. This data sheet assists network operators and system integrators to properly deploy this Intel® FPGA PAC into their servers. This document describes the FPGA power envelope, connectivity speeds to memory, and network connectivity, so that accelerator function unit (AFU) developers can properly design and test their IP.

The Intel® FPGA PAC N3000-N is supported by the Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs. The Intel® Acceleration Stack provides a common developer interface to both application and acceleration function developers and includes drivers, Application Programming Interfaces (APIs) and an FPGA factory image.

For information about using the Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs, refer to the Intel® Acceleration Stack User Guide for Intel FPGA Programmable Acceleration Card N3000-N .

Intel validates each Intel® FPGA PAC N3000-N to support large scale deployments requiring FPGA acceleration. This platform is targeted for market-specific acceleration in applications such as:

  • Network Function Virtualization (NFV)
  • Multi-Access Edge Computing (MEC)
  • Video Transcoding
  • Cyber Security
  • High-Performance Computing
  • Finance
Related Information
Level Two Title