Visible to Intel only — GUID: erh1502306892704
Ixiasoft
1.5.1. Step 1: Getting Started
1.5.2. Step 2: Create Design Partitions
1.5.3. Step 3: Allocate Placement and Routing Regions
1.5.4. Step 4: Add the Partial Reconfiguration Controller IP
1.5.5. Step 5: Define Personas
1.5.6. Step 6: Create Revisions
1.5.7. Step 7: Compile the Base Revision
1.5.8. Step 8: Set Up PR Implementation Revisions
1.5.9. Step 9: Change the SUPR Logic
1.5.10. Step 10: Program the Board
1.5.11. Modifying the SUPR Partition
Visible to Intel only — GUID: erh1502306892704
Ixiasoft
1.5.4.1. Update the Top-Level Design
Update the top.sv file with the PR_IP instance:
- To add the pr_ip instance to the top-level design, uncomment the following code block in the top.sv file:
pr_ip u_pr_ip ( .clk (clock), .nreset (1'b1), .freeze (freeze), .pr_start (1'b0), // ignored for JTAG .status (pr_ip_status), .data (16'b0), .data_valid (1'b0), .data_ready () );
- To force the output ports to logic 1 during reconfiguration, use the freeze control signal output from PR_IP. Uncomment the following lines of code:
assign led_two_on_w = freeze ? 1'b1 : pr_led_two_on; assign led_three_on_w = freeze ? 1'b1 : pr_led_three_on;
- To assign an instance of the default persona (blinking_led), update the top.sv file with the following block of code:
blinking_led u_blinking_led ( .led_two_on (pr_led_two_on), .led_three_on (pr_led_three_on), .clock (clock) .counter (count_d) );
Figure 7. Partial Reconfiguration IP Core Integration