Intel Acceleration Stack Quick Start Guide: Intel FPGA Programmable Acceleration Card D5005

Download PDF
ID 683394
Date 7/09/2021
Public

Visible to Intel only — GUID: pao1544211266875

Ixiasoft

View Details

Document Table of Contents
Document Table of Contents x
1. About this Document 2. System Requirements and Release Installation 3. Installing the OPAE Software Package 4. Identify the FPGA Interface Manager (FIM) and BMC Firmware Version 5. Running FPGA Diagnostics 6. Running the OPAE in a Non-Virtualized Environment 7. Running the OPAE in a Virtualized Environment 8. Intel® Acceleration Stack Quick Start Guide: Intel® FPGA PAC D5005 Archives 9. Document Revision History for Intel® Acceleration Stack Quick Start Guide: Intel® FPGA PAC D5005 A. Handling Graceful Thermal Shutdown B. FPGA Device Access Permission C. Memlock Limit D. Troubleshooting Frequently Asked Questions (FAQ)
2. System Requirements and Release Installation x
2.1. Unpacking the Intel® FPGA PAC 2.2. Precautions for Hardware Installation 2.3. Hardware Installation 2.4. Setting Up the Host Machine Software
2.4. Setting Up the Host Machine Software x
2.4.1. Installing Red Hat* Enterprise Linux* version 7.6 2.4.2. Installing the Intel Acceleration Stack 2.4.3. Verifying the Installation
2.4.2. Installing the Intel Acceleration Stack x
2.4.2.1. Installing the Intel Acceleration Stack Runtime Package on the Host Machine 2.4.2.2. Installing the Intel Acceleration Stack Development Package on the Host Machine
3. Installing the OPAE Software Package x
3.1. Unpacking and Installing the Intel FPGA Driver and the OPAE Software Development Kit (SDK) 3.2. Installing the PACSign
4. Identify the FPGA Interface Manager (FIM) and BMC Firmware Version x
4.1. Updating the FIM and BMC
4.1. Updating the FIM and BMC x
4.1.1. Updating the FIM and BMC using the fpgaotsu
6. Running the OPAE in a Non-Virtualized Environment x
6.1. Loading an AFU Image into the FPGA 6.2. Running the Hello FPGA Example
7. Running the OPAE in a Virtualized Environment x
7.1. Updating Settings Required for VFs 7.2. Configuring the VF Port on the Host 7.3. Running the Hello FPGA Example on Virtual Machine 7.4. Disconnecting the VF from the VM and Reconnecting to the PF
D. Troubleshooting Frequently Asked Questions (FAQ) x
D.1. Why do I see a 'No Suitable slots found' message when running fpgasupdate on my AFU image? D.2. Which environment variables are required? D.3. What actions do I take if I see the error message 'Error enumerating resources: no driver available'? D.4. Command lsmod | grep fpga shows no output after installing the OPAE driver. How to successfully install the OPAE driver? D.5. Command rpm -qa | grep opae does not return the installed opae rpm package. How to successfully install the packages? D.6. What action do I take if the Intel® FPGA PAC D5005 does not show up on the PCIe bus? D.7. Why does the PCIe not detect the Intel® FPGA PAC D5005 card?
1. About this Document
2. System Requirements and Release Installation
3. Installing the OPAE Software Package
4. Identify the FPGA Interface Manager (FIM) and BMC Firmware Version
5. Running FPGA Diagnostics
6. Running the OPAE in a Non-Virtualized Environment
7. Running the OPAE in a Virtualized Environment
8. Intel® Acceleration Stack Quick Start Guide: Intel® FPGA PAC D5005 Archives
9. Document Revision History for Intel® Acceleration Stack Quick Start Guide: Intel® FPGA PAC D5005
A. Handling Graceful Thermal Shutdown
B. FPGA Device Access Permission
C. Memlock Limit
D. Troubleshooting Frequently Asked Questions (FAQ)

4. Identify the FPGA Interface Manager (FIM) and BMC Firmware Version

Each Acceleration Stack release has a unique FIM version. Use the fpgainfo command to identify the FIM (PR interface) and BMC firmware version by running the following command: 

sudo fpgainfo fme
Sample output: 
Board Management Controller, microcontroller FW version 2.0.12, RTL version 2.0.6
//****** FME ******//
Object Id                           : 0xED00000
PCIe s:b:d:f                        : 0000:AF:00:0
Device Id                           : 0x0B2B
Ports Num                           : 01
Bitstream Id                        : 0x202000200000237
Bitstream Version                   : 2.0.2
Pr Interface Id                     : 9346116d-a52d-5ca8-b06a-a9a389ef7c8d
MAC address                         : 64:4c:36:f:44:1f

The Intel® FPGA PAC D5005 enumerates as PCIe device 8086:0b2b. To identify the PCIe* Bus: Device: Function, type: 

lspci | grep 0b2b 
AF:00.0 Processing accelerators: Intel Corporation Device 0b2b (rev 01)
This output indicates:
  • Bus: 0xAF
  • Device 0x00
  • Function 0x0
Table 2.  Correspondence Between Acceleration Stack, FIM, and OPAE Versions
Note: BMC Firmware Versions beginning with the number 2 that are downloaded to the Intel® FPGA PAC indicate the board is is capable of secure bitstream authentication.
Acceleration Stack Version FIM Version (PR Interface ID) OPAE Version BMC Firmware Version BMC MAX10 Version
2.0.1 9346116d-a52d-5ca8-b06a-a9a389ef7c8d 1.1.4-8 2.0.12 2.0.6
2.0.1 (Beta) 8db6b54c-930e-5976-a03b-09f3c913aa95 1.1.4-8 2.0.10 2.0.4
2.0.1 (Pre-Beta) 3faf8a54-b32c-5f83-8f99-5c7c3ef9ce51 1.1.4-6 2.0.6 2.0.2
2.0 bfac4d85-1ee8-56fe-8c95-865ce1bbaa2d 1.1.4-3 1.0.12 1.0.15
2.0 (Pre-Beta) a9f2d0f3-b398-57b0-b34f-d226bf364fee 1.1.4-1 1.0.6 1.0.6
If your FIM and BMC firmware version correspond to the most recent version for Acceleration Stack 2.0.1, then proceed to the next chapter, Running FPGA Diagnostics. If your FIM or BMC is an older version, follow the steps in the next section: Updating the FIM and BMC.

Section Content
Updating the FIM and BMC

Related Information
Level Two Title