Visible to Intel only — GUID: kly1432265302927
Ixiasoft
1.2.1. Hardware Reference Design Architecture
The hardware reference design is an expansion of the simulation reference design. This reference design provides the ability to perform dynamic reconfiguration to the PHYLite IP cores using Nios II soft processor.
The hardware reference design consists of:
- Three instances of the Altera PHYLite IP core (dut_INPUT, dut_OUTPUT and dummy).
- Traffic generator module
- Nios II soft processor
- The In-System Sources and Probes IP core
Figure 10. Hardware Reference Design Block Diagram