AN 370: Using the Intel FPGA Serial Flash Loader with the Intel Quartus Prime Software

ID 683299
Date 2/18/2019
Public
Document Table of Contents

1.2. Overview

Figure 1. In-System Programming MethodThis figure shows the in-system programming method using the Intel® FPGA Serial Flash Loader IP core.


Table 1.  In-System Programming Method BlocksThis table lists the blocks in the in-system programming method using the Intel® FPGA Serial Flash Loader IP core.
Block Description
JTAG This block refers to the FPGA internal JTAG hard logic.
Intel® FPGA Serial Flash Loader IP core The IP core instantiates serial flash loader (SFL) image into your design to bridge the JTAG and ASMI interfaces. This feature allows you to perform SFL programming without resetting your design in the FPGA.
ASMI This block is the FPGA internal ASMI hard logic.
Serial Configuration Device This block refers to the following serial configuration devices:
  • EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128.
  • EPCQ16, EPCQ32, EPCQ64, EPCQ128, and EPCQ256.
  • EPCQL256, EPCQL512, and EPCQL1024.
  • EPCQ4A, EPCQ16A, EPCQ32A, EPCQ64A, EPCQ128A, and EPCQ512A.