Visible to Intel only — GUID: mwh1410805290058
Ixiasoft
1.1. Features
1.2. Overview
1.3. Programming Single and Multiple Serial Configuration Devices with the Intel® FPGA Serial Flash Loader IP Core
1.4. Using the Intel® FPGA Serial Flash Loader IP Core in the Intel® Quartus® Prime Software
1.5. Generating .jic and .jam Programming Files in the Intel® Quartus® Prime Software
1.6. Programming Serial Configuration Devices with the Intel® Quartus® Prime Programmer
1.7. Features for Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices
1.8. Intel® FPGA Serial Flash Loader IP Core Parameter
1.9. Intel® FPGA Serial Flash Loader IP Core Signals
1.10. Document Revision History for AN 370: Using the Intel® FPGA Serial Flash Loader IP Core with the Intel® Quartus® Prime Software
Visible to Intel only — GUID: mwh1410805290058
Ixiasoft
1.2. Overview
Figure 1. In-System Programming MethodThis figure shows the in-system programming method using the Intel® FPGA Serial Flash Loader IP core.
Block | Description |
---|---|
JTAG | This block refers to the FPGA internal JTAG hard logic. |
Intel® FPGA Serial Flash Loader IP core | The IP core instantiates serial flash loader (SFL) image into your design to bridge the JTAG and ASMI interfaces. This feature allows you to perform SFL programming without resetting your design in the FPGA. |
ASMI | This block is the FPGA internal ASMI hard logic. |
Serial Configuration Device | This block refers to the following serial configuration devices:
|
Related Information