F-Tile CPRI PHY Intel® FPGA IP User Guide

Download PDF
ID 683284
Date 9/30/2024
Public
Document Table of Contents
Document Table of Contents x
1. About the F-Tile CPRI PHY Intel® FPGA IP 2. Getting Started 3. IP Parameter Settings 4. Functional Description 5. IP Registers 6. F-Tile CPRI PHY Intel FPGA IP User Guide Archives 7. Document Revision History for the F-Tile CPRI PHY Intel FPGA IP User Guide
1. About the F-Tile CPRI PHY Intel® FPGA IP x
1.1. Supported Features 1.2. Block Diagram 1.3. Device Family Support 1.4. Device Speed Grade Support 1.5. Resource Utilization 1.6. F-Tile CPRI PHY IP Release Information
2. Getting Started x
2.1. Installing and Licensing Intel® FPGA IP Cores 2.2. Specifying the IP Core Parameters and Options 2.3. Generated File Structure 2.4. IP Core Testbenches
2.1. Installing and Licensing Intel® FPGA IP Cores x
2.1.1. Intel® FPGA IP Evaluation Mode
2.2. Specifying the IP Core Parameters and Options x
2.2.1. Reference and System PLL Clock for your IP Design
3. IP Parameter Settings x
3.1. Design Example Parameters 3.2. Analog Parameters for F-Tile IPs
4. Functional Description x
4.1. Reset Logic 4.2. Latency Measurement
4.2. Latency Measurement x
4.2.1. Deterministic Latency 4.2.2. Calculation for 64b/66b Datapath
1. About the F-Tile CPRI PHY Intel® FPGA IP
2. Getting Started
3. IP Parameter Settings
4. Functional Description
5. IP Registers
6. F-Tile CPRI PHY Intel FPGA IP User Guide Archives
7. Document Revision History for the F-Tile CPRI PHY Intel FPGA IP User Guide

3. IP Parameter Settings

You customize the F-Tile CPRI PHY IP by specifying parameters in the IP parameter editor.
Figure 5. IP Parameter Editor
Table 8.  Parameter Settings: IP Tab
Parameter Supported Values Default Setting Description
CPRI General Options
CPRI Rate
  • 1.2288G (8b/10b)
  • 2.4576G (8b/10b)
  • 3.072G (8b/10b)
  • 4.9152G (8b/10b)
  • 6.144G (8b/10b)
  • 9.8304G (8b/10b)
  • 10.1376G (64b/66b)
  • 10.1376G

    (64b/66b)

  • 12.16512G (64b/66b)
  • 12.16512G (64b/66b) with RS-FEC
  • 24.33024G (64b/66b)
  • 24.33024G (64b/66b) with RS-FEC
 24.33024G (64b/66b) with RS-FEC Selects the CPRI data rate.

The hard RS-FEC block is included in the core if you select 10.1376, 12.1651, and 24.33024 Gbps (64b/66b) with the RS-FEC option.

Enable Reconfiguration to 8b/10b Datapath
  • On
  • Off
 Off Turn on this parameter if you plan to reconfigure the CPRI line rate of your channels from 64b/66b datapath rates to 8b/10b datapath rates at run-time.

If this option is not enabled, the CPRI IP core uses fewer resources, and you cannot change to 8b/10b datapath rates at run-time.
CPRI Core Options
System PLL Frequency
  • 805.664062 MHz
  • 830.078125 MHz
  • 903.125 MHz
 805.664062 MHz Select the System PLL frequency for your IP.
Enable CDR Clock Output
  • On
  • Off
 Off Turn on this parameter to enable CDR reference clock output.

o_cdr_divclk = refclk/N

CPRI PMA Options
PMA Reference Frequency
  • 153.6 MHz
  • 184.32 MHz
  • 122.88 MHz
 184.32 MHz Reference clock frequency support:
  • For CPRI line rates that include 8b/10b soft PCS, use a reference clock of 153.6 MHz or 122.88 MHz.
  • For CPRI line rates that include 64b/66b hard PCS, use a reference clock of 184.32 MHz or 122.88 MHz.
Configuration, Debug, and Extension Option
Enable Debug Endpoint for Datapath and PMA Avalon Memory-Mapped Interface
  • On
  • Off
 Off When turned On, the F-Tile CPRI PHY Intel FPGA IP core includes an embedded Debug Endpoint that internally connects the Avalon memory-mapped agent interface. The Debug Endpoint can access the reconfiguration space of the Datapath and PMA interface block. it can perform certain tests and debug functions through JTAG using the System Console. This option may require that you include a jtag_debug link in the system.


Section Content
Design Example Parameters
Analog Parameters for F-Tile IPs

Related Information
Level Two Title