F-Tile CPRI PHY Intel® FPGA IP User Guide

Download PDF
ID 683284
Date 9/30/2024
Public
Document Table of Contents
Document Table of Contents x
1. About the F-Tile CPRI PHY Intel® FPGA IP 2. Getting Started 3. IP Parameter Settings 4. Functional Description 5. IP Registers 6. F-Tile CPRI PHY Intel FPGA IP User Guide Archives 7. Document Revision History for the F-Tile CPRI PHY Intel FPGA IP User Guide
1. About the F-Tile CPRI PHY Intel® FPGA IP x
1.1. Supported Features 1.2. Block Diagram 1.3. Device Family Support 1.4. Device Speed Grade Support 1.5. Resource Utilization 1.6. F-Tile CPRI PHY IP Release Information
2. Getting Started x
2.1. Installing and Licensing Intel® FPGA IP Cores 2.2. Specifying the IP Core Parameters and Options 2.3. Generated File Structure 2.4. IP Core Testbenches
2.1. Installing and Licensing Intel® FPGA IP Cores x
2.1.1. Intel® FPGA IP Evaluation Mode
2.2. Specifying the IP Core Parameters and Options x
2.2.1. Reference and System PLL Clock for your IP Design
3. IP Parameter Settings x
3.1. Design Example Parameters 3.2. Analog Parameters for F-Tile IPs
4. Functional Description x
4.1. Reset Logic 4.2. Latency Measurement
4.2. Latency Measurement x
4.2.1. Deterministic Latency 4.2.2. Calculation for 64b/66b Datapath
1. About the F-Tile CPRI PHY Intel® FPGA IP
2. Getting Started
3. IP Parameter Settings
4. Functional Description
5. IP Registers
6. F-Tile CPRI PHY Intel FPGA IP User Guide Archives
7. Document Revision History for the F-Tile CPRI PHY Intel FPGA IP User Guide

7. Document Revision History for the F-Tile CPRI PHY Intel FPGA IP User Guide

Document Version Quartus® Prime Version IP Version Changes
2024.09.30 24.3 5.0.0 Added support for Device initialization clock in the Example Design tab
2024.08.15 24.2 4.3.3
  • Added Analog Parameters
  • Corrected 2.4376G (8b/10b) to 2.4576G (8b/10b) in Parameters
2023.12.04 23.4 4.3.1

Added support for Intel Agilex 9 FPGAs. The first suppported Quartus Prime version is v23.2.
2023.12.04 23.4 4.3.1 Updated the Quartus version and IP version. Also updated the Release Information section.
2023.10.02 23.3 4.3.0 In the IP Parameter Settings section, added the Analog Parameters information.
2023.04.03 23.1  
  • Updated product family name to "Intel Agilex 7."
2023.02.03 22.4 4.1.0

Deterministic Latency: Instances of signal ethlphy_wa changed to eth_wa occurring in the table Delay Equations for 10G/12G/24G without RS-FEC Variants

2022.09.26 22.3 4.0.0
  • Added support for new reference clock (122.88 MHz).
    • Updated the following sections:
      • Supported Features
      • IP Parameter Settings
      • Required Clock Frequencies
  • Corrected register names in section: Calculation for 64b/66b Datapath.
2022.06.21 22.2 3.3.0 Added the hardware design example support for:
  • Intel Agilex I-Series FPGA Development Kit
  • Intel Agilex I-Series Transceiver-SoC Development Kit
2022.03.28 22.1 3.2.0
  • Removed support for ModelSim* SE simulator.
  • Added a new parameter: Enable CDR Clock Output.
  • Updated the Required Clock Frequencies section.
2021.12.13 21.4 3.1.0
  • Added support for Xcelium* simulator.
  • Updated the Resource Utilization.
  • Added a new parameter: Enable Debug Endpoint for Datapath and PMA Avalon Memory-Mapped Interface.
2021.10.04 21.3 3.0.0
  • Added support for the following line rates:
    • 1.228 Gbps
    • 3.072 Gbps
    • 6.144 Gbps
  • Updated the following sections with new line rate information:
    • Supported Features
    • Resource Utilization
    • IP Parameter Settings
  • Updated the deterministic latency equations in section: Deterministic Latency.
  • Updated the address range for the IP Registers.
  • Added support for the following simulators:
    • Siemens* EDA QuestaSim* simulator
    • Questa* Intel® FPGA Edition simulator
2021.06.21 21.2 2.0.0 Initial release.
Level Two Title