Low Latency 40G for ASIC Proto Ethernet Intel® FPGA IP User Guide

ID 683221
Date 11/10/2022
Public
Document Table of Contents

6.9. Reset Signals

The IP core has three external hard reset inputs. These resets are asynchronous and are internally synchronized. Assert resets for ten clk_txmac clock cycles or until you observe the effect of their specific reset. Asserting the external hard reset csr_rst_n returns control and status registers to their original values, with the exception of the statistics counters. rx_pcs_ready and tx_lanes_stable are asserted when the IP core has exited reset successfully.
Table 21.   Reset Signals

Signal

Direction

Description

tx_rst_n Input Active low hard reset signal. Resets the TX interface, including the TX PCS and TX MAC. This reset leads to the deassertion of the tx_lanes_stable output signal.
rx_rst_n Input

Active low hard reset signal. Resets the RX interface, including the RX PCS and RX MAC. This reset leads to the deassertion of the rx_pcs_ready output signal.

csr_rst_n Input

Active low hard global reset. Resets the full IP core. Resets the TX MAC, RX MAC, TX PCS, RX PCS, transceivers, and control and status registers, except the statistics counters. This reset leads to the deassertion of the tx_lanes_stable and rx_pcs_ready output signals.

tx_mac_sclr Output

Soft reset in PCS variations. Resets the TX interface, including the TX PCS.

rx_mac_sclr Output Soft reset in PCS variations. Resets the RX interface, including the RX PCS.