External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 3/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.9.5.2.2. Address Generator MSB Indices

You can specify a most significant bit (MSB) index with the TG_ADDR_FIELD_MSB_INDEX registers, to tie each address generator to a bit range in the generated address.

Because the MSB index for the uppermost field is implied to be at the MSB of the overall address, it is automatically assigned to AMM_WORD_ADDRESS_WIDTH-1 and does not have a configuration register. Writing to the word address (TG_ADDR_FIELD_MSB_INDEX + n) specifies the MSB index for field n. The system derives the address field widths from the values of the TG_ADDR_FIELD_MSB_INDEX registers. The difference between a field’s MSB index setting and the previous field’s MSB index setting is the field width.

For example, if field 0 has an MSB index of 5 and field 1 has an MSB index of 9, field 0 spans bits 0-5 (inclusive) and field 1 spans bits 6-9 (inclusive), giving field 0 a width of 6 and field 1 a width of 4.