Visible to Intel only — GUID: ege1473136037742
Ixiasoft
1.4. Simulating the Design
The SDI II Intel® FPGA IP design example testbench simulates one channel serial loopback design with TX instance connected to an internal video pattern generator. The serial output from the TX instance connects to the RX instance in the testbench. The testbench also includes checkers and control mechanisms.
Figure 4. Design Simulation Flow
- Navigate to the simulation folder of your choice.
- Run the simulation script for the supported simulator of your choice. The script compiles and runs the testbench in the simulator.
- Analyze the results.
Table 3. Steps to Run Simulation Simulator Working Directory Instructions Riviera-PRO* /simulation/aldec In the GUI, type:do aldec.do
Xcelium* /simulation/xcelium In the command line, type:source xcelium_sim.sh
ModelSim* /simulation/mentor In the GUI, type:do mentor.do
VCS* /simulation/synopsys/vcs In the command line, type:source vcs_sim.sh
VCS* MX /simulation/synopsys/vcsmx In the command line, type:source vcsmx_sim.sh
A successful simulation ends with the following message:#### TRANSMIT TEST COMPLETED SUCCESSFULLY! #### # #### Channel 1: RECEIVE TEST COMPLETED SUCCESSFULLY! ####