Intel® Stratix® 10 JTAG Boundary-Scan Testing User Guide

Download PDF
ID 683207
Date 7/27/2021
Public
Document Table of Contents
Document Table of Contents x
1. Intel® Stratix® 10 Overview 2. Intel® Stratix® 10 JTAG BST Architecture 3. Intel® Stratix® 10 BST Operation Control 4. Intel® Stratix® 10 I/O Voltage for JTAG Operation 5. Performing Intel® Stratix® 10 Boundary-Scan Testing 6. Enabling and Disabling Intel® Stratix® 10 BST Circuitry 7. Intel® Stratix® 10 IEEE Std. 1149.1 BST Guidelines 8. Document Revision History for the Intel® Stratix® 10 JTAG Boundary-Scan Testing User Guide
2. Intel® Stratix® 10 JTAG BST Architecture x
2.1. JTAG Circuitry Functional Model 2.2. JTAG Pins 2.3. IEEE Std. 1149.1 Boundary-Scan Register 2.4. IEEE Std. 1149.6 Boundary-Scan Register
2.3. IEEE Std. 1149.1 Boundary-Scan Register x
2.3.1. Boundary-Scan Cells of Intel® Stratix® 10 Device I/O Pin
2.4. IEEE Std. 1149.6 Boundary-Scan Register x
2.4.1. IEEE Std. 1149.6 BST Circuitry for Intel® Stratix® 10 E-Tile Transceiver 2.4.2. IEEE Std. 1149.6 BST Circuitry for Intel® Stratix® 10 P-Tile Transceiver
3. Intel® Stratix® 10 BST Operation Control x
3.1. Device ID 3.2. Supported JTAG Instructions 3.3. JTAG Secure Mode
6. Enabling and Disabling Intel® Stratix® 10 BST Circuitry x
6.1. Enabling BST Circuitry 6.2. Disabling BST Circuitry
1. Intel® Stratix® 10 Overview
2. Intel® Stratix® 10 JTAG BST Architecture
3. Intel® Stratix® 10 BST Operation Control
4. Intel® Stratix® 10 I/O Voltage for JTAG Operation
5. Performing Intel® Stratix® 10 Boundary-Scan Testing
6. Enabling and Disabling Intel® Stratix® 10 BST Circuitry
7. Intel® Stratix® 10 IEEE Std. 1149.1 BST Guidelines
8. Document Revision History for the Intel® Stratix® 10 JTAG Boundary-Scan Testing User Guide

3.1. Device ID

The device ID is unique for each Intel® Stratix® 10 device. Use this code to identify the devices in a JTAG chain.

Table 3.  Device ID Information for Intel® Stratix® 10 Devices
Product Line Device ID (32 bits)
Version (4 bits) Part Number (16 Bits) Manufacture Identity (11 Bits) LSB (1 Bit)
1SG10MH_U1 0000 0011 0010 0010 0111 000 0110 1110 1
1SG10MH_U2 0000 0011 0010 0010 1111 000 0110 1110 1
1SG040H 0000 0011 0010 0010 0000 000 0110 1110 1
1SG040H(NL) 3 0000 0011 0010 1010 0000 000 0110 1110 1
1SG065H 0000 0011 0010 0010 0001 000 0110 1110 1
1SG065H(NL) 3 0000 0011 0010 1010 0001 000 0110 1110 1
1SG085H 0001 0011 0010 0010 0010 000 0110 1110 1
1SG110H 0000 0011 0010 0010 0010 000 0110 1110 1
1SG110H(NL) 3 0000 0011 0010 1010 0010 000 0110 1110 1
1SG165H 1111 0011 0010 0010 0101 000 0110 1110 1
1SG166H 0101 0011 0010 0010 0100 000 0110 1110 1
1SG166H(NL) 3 0101 0011 0010 0010 1100 000 0110 1110 1
1SG210H 1110 0011 0010 0010 0101 000 0110 1110 1
1SG210H(ES1) 0010 0011 0010 0010 0101 000 0110 1110 1
1SG211H 0100 0011 0010 0010 0100 000 0110 1110 1
1SG250L 1101 0011 0010 0001 0101 000 0110 1110 1
1SG250H 1101 0011 0010 0010 0101 000 0110 1110 1
1SG280L 1100 0011 0010 0001 0101 000 0110 1110 1
1SG280L(NL) 3 1100 0011 0010 1001 0101 000 0110 1110 1
1SG280L(ES1) 0000 0011 0010 0001 0101 000 0110 1110 1
1SG280L(ES2) 0000 0011 0010 0010 0101 000 0110 1110 1
1SG280L(ES3) 1100 0011 0010 0001 0101 000 0110 1110 1
1SG280H 1100 0011 0010 0010 0101 000 0110 1110 1
1SG280H(NL) 3 1100 0011 0010 1010 0101 000 0110 1110 1
1SG280H(ES1) 0000 0011 0010 0010 0101 000 0110 1110 1
1SG280H(ES2) 1100 0011 0010 0001 0101 000 0110 1110 1
1SG280H(ES3) 1100 0011 0010 0010 0101 000 0110 1110 1
1SX040H 0000 0011 0010 0010 1000 000 0110 1110 1
1SX065H 0000 0011 0010 0010 1001 000 0110 1110 1
1SX085H 0001 0011 0010 0010 1010 000 0110 1110 1
1SX110H 0000 0011 0010 0010 1010 000 0110 1110 1
1SX165H 1111 0011 0010 0010 1101 000 0110 1110 1
1SX210H 1110 0011 0010 0010 1101 000 0110 1110 1
1SX250L 1101 0011 0010 0001 1101 000 0110 1110 1
1SX250H 1101 0011 0010 0010 1101 000 0110 1110 1
1SX280L 1100 0011 0010 0001 1101 000 0110 1110 1
1SX280L(ES1) 0100 0011 0010 0001 1101 000 0110 1110 1
1SX280L(ES2) 0100 0011 0010 0001 1101 000 0110 1110 1
1SX280H 1100 0011 0010 0010 1101 000 0110 1110 1
1SX280H(ES1) 0100 0011 0010 0010 1101 000 0110 1110 1
1SX280H(ES2) 1100 0011 0010 0010 1101 000 0110 1110 1
1ST040E 0000 0011 0010 0011 1000 000 0110 1110 1
1ST040E(NL) 3 0000 0011 0010 1011 0000 000 0110 1110 1
1ST085E 0001 0011 0010 0011 1010 000 0110 1110 1
1ST110E 0000 0011 0010 0011 1010 000 0110 1110 1
1ST110E(NL) 3 0000 0011 0010 1011 0010 000 0110 1110 1
1ST165E 0101 0011 0010 0011 0100 000 0110 1110 1
1ST210E 0100 0011 0010 0011 0100 000 0110 1110 1
1ST210E(ES1) 0000 0011 0010 0011 0100 000 0110 1110 1
1ST250E 1101 0011 0010 0011 1101 000 0110 1110 1

1ST280E

1ST280E(ES1)

 1100 0011 0010 0011 1101 000 0110 1110 1

1SM16BE

1SM16BE(ES1)

 0111 0011 0010 1011 1100 000 0110 1110 1
1SM16BH 0111 0011 0010 1010 1100 000 0110 1110 1
1SM16BH(ES1) 0011 0011 0010 1010 1100 000 0110 1110 1
1SM16CH 0101 0011 0010 1010 1100 000 0110 1110 1
1SM16CH(ES1) 0001 0011 0010 1010 1100 000 0110 1110 1

1SM21BE

1SM21BE(ES1)

 0110 0011 0010 1011 1100 000 0110 1110 1
1SM21BH 0110 0011 0010 1010 1100 000 0110 1110 1
1SM21BH(ES1) 0010 0011 0010 1010 1100 000 0110 1110 1
1SM21CH 0100 0011 0010 1010 1100 000 0110 1110 1
1SM21CH(ES1) 0000 0011 0010 1010 1100 000 0110 1110 1
1SD110P 0000 0011 0010 0100 1010 000 0110 1110 1
1SD110P(NL) 3 0000 0011 0010 1100 0010 000 0110 1110 1
1SD21BP 0110 0011 0010 1100 1100 000 0110 1110 1
1SD280P 1100 0011 0010 0100 0101 000 0110 1110 1
Related Information
3 The OPN ending with -NL refers to Intel® Stratix® 10 I/O Limited (IOL) FPGAs. For more information on these IOL FPGAs, refer to AN 951: Intel® Stratix® 10 I/O Limited FPGA Design Guidelines.
Level Two Title