High-Definition Multimedia Interface (HDMI) Intel® FPGA IP Release Notes

Download PDF
ID 683199
Date 4/09/2024
Public
Document Table of Contents
Document Table of Contents x
1. HDMI Intel® FPGA IP Release Notes
1. HDMI Intel® FPGA IP Release Notes x
1.1. HDMI Intel® FPGA IP v19.7.4 1.2. HDMI Intel® FPGA IP v19.7.3 1.3. HDMI Intel® FPGA IP v19.7.2 1.4. HDMI Intel® FPGA IP v19.7.0 1.5. HDMI Intel® FPGA IP v19.6.1 1.6. HDMI Intel® FPGA IP v19.6.0 1.7. HDMI Intel® FPGA IP v19.5.0 1.8. HDMI Intel® FPGA IP v19.4.0 1.9. HDMI Intel® FPGA IP v19.3.0 1.10. HDMI Intel® FPGA IP v19.1 1.11. HDMI Intel® FPGA IP v18.1 Update 1 1.12. HDMI Intel® FPGA IP v18.1 1.13. HDMI Intel® FPGA IP v18.0 1.14. Intel FPGA HDMI IP Core v17.1 1.15. HDMI IP Core v17.0 1.16. HDMI IP Core v16.1 1.17. HDMI IP Core v16.0 1.18. HDMI IP Core v15.1 1.19. HDMI IP Core v15.0 Update 1 1.20. HDMI IP Core v15.0 1.21. HDMI IP Core v14.1 1.22. HDMI Intel® FPGA IP User Guide Archives 1.23. HDMI Arria® 10 FPGA IP Design Example User Guide Archives 1.24. HDMI Cyclone® 10 GX FPGA IP Design Example User Guide Archives 1.25. HDMI Stratix® 10 FPGA IP Design Example User Guide Archives
1. HDMI Intel® FPGA IP Release Notes

1.20. HDMI IP Core v15.0

Table 27.  v15.0 May 2015
Description Impact
Upgraded support for HDMI specification compliance from version 1.4b to 2.0. These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Added 4 symbols per clock.
Added Status and Control Data Channel (SCDC) for HDMI specification version 2.0.
Added the following interface ports:
  • HDMI source
    • TMDS_Bit_clock_Ratio
    • Scrambler_Enable
  • HDMI sink
    • TMDS_Bit_clock_Ratio
  • Avalon-MM SCDC Management
    • scdc_i2c_clk
    • scdc_i2c_addr[7:0]
    • scdc_i2c_r
    • scdc_i2c_rdata[31:0]
    • scdc_i2c_w
    • scdc_i2c_wdata[31:0]
Related Information
Level Two Title