AN 916: JESD204C Intel® FPGA IP and ADI AD9081/AD9082 MxFE* Interoperability Report for Intel® Stratix® 10 E-Tile Devices

Download PDF
ID 683157
Date 6/22/2020
Public
Document Table of Contents
Document Table of Contents x
1. JESD204C Intel® FPGA IP and ADI AD9081/AD9082 MxFE* Hardware Checkout Report for Intel® Stratix® 10 E-Tile Devices
1. JESD204C Intel® FPGA IP and ADI AD9081/AD9082 MxFE* Hardware Checkout Report for Intel® Stratix® 10 E-Tile Devices x
1.1. Hardware Requirements 1.2. Hardware Setup 1.3. JESD204C Intel® FPGA IP and ADC Hardware Checkout 1.4. JESD204C Intel® FPGA IP and DAC Hardware Checkout 1.5. Document Revision History for AN 916: JESD204C Intel® FPGA IP and ADI AD9081/AD9082 MxFE* Interoperability Report for Intel® Stratix® 10 E-Tile Devices 1.6. Appendix
1.3. JESD204C Intel® FPGA IP and ADC Hardware Checkout x
1.3.1. ADC Hardware Checkout Methodology 1.3.2. JESD204C Intel® FPGA IP and ADC Configurations 1.3.3. ADC Test Results 1.3.4. ADC Test Result Comment
1.3.1. ADC Hardware Checkout Methodology x
1.3.1.1. Receiver Data Link Layer 1.3.1.2. Receiver Transport Layer
1.3.1.1. Receiver Data Link Layer x
1.3.1.1.1. Sync Header Alignment 1.3.1.1.2. Extended Multiblock Alignment (EMBA)
1.4. JESD204C Intel® FPGA IP and DAC Hardware Checkout x
1.4.1. DAC Hardware Checkout Methodology 1.4.2. JESD204C Intel® FPGA IP and DAC Configurations 1.4.3. DAC Test Results 1.4.4. DAC Test Result Comment
1.4.1. DAC Hardware Checkout Methodology x
1.4.1.1. Transmitter Data Link Layer 1.4.1.2. Transmitter Transport Layer
1.4.1.1. Transmitter Data Link Layer x
1.4.1.1.1. TX_RST
1. JESD204C Intel® FPGA IP and ADI AD9081/AD9082 MxFE* Hardware Checkout Report for Intel® Stratix® 10 E-Tile Devices

1. JESD204C Intel® FPGA IP and ADI AD9081/AD9082 MxFE* Hardware Checkout Report for Intel® Stratix® 10 E-Tile Devices

The JESD204C Intel® FPGA IP is a high-speed point-to-point serial interface intellectual property (IP).

TheJESD204C Intel® FPGA IP has been hardware-tested with selected JESD204C-compliant analog-to-digital converter (ADC) and digital-to-analog converter (DAC) device.

This report highlights the interoperability of the JESD204C Intel® FPGA IP with the AD9081 MxFE evaluation board AD9081-FMCA-EBZ from Analog Devices. The following sections describe the hardware checkout methodology and test results. The AD9082 MxFE evaluation board is also supported.

The AD9081 MxFE evaluation board is provided by Analog Devices with bring up and configuration support from Analog Devices.

The AD9081 and AD9082 are high integration devices with the following features:
  • AD9081:
    • 16-bit, 12 GSPS maximum sample rate radio frequency (RF) DAC core.
    • 12-bit, 4 GSPS rate RF ADC core.
    • 16-lane, 24.75 Gbps JESD204C or 15.5 Gbps JESD204B data transceiver port.
    • On-chip clock multiplier.
    • Digital signal processing capability targeted at single- and dual-band direct-to-RF radio applications.
  • AD9082:
    • 16-bit, 12 GSPS maximum RF DAC core.
    • 12-bit, 6 GSPS rate RF ADC core.
    • 16-lane, 24.75 Gbps JESD204C or 15.5 Gbps JESD204B data transceiver port.
    • On-chip clock multiplier.
    • Digital signal processing capability targeted at multiband direct-to-RF radio applications.

For more information about the AD9081 and AD9082, refer to AD9081 Datasheet and Product Info and AD9082 Datasheet and Product Info.

Related Information
Level Two Title