F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 4/27/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2. Core Parameters

Depending on which Hard IP Mode you choose in the Top-Level Settings tab, you will see different tabs for setting the core parameters.

Figure 60. F-Tile Avalon® Streaming Intel FPGA IP Top-Level Parameter Editor for a 1 x16 Hard IP Mode If you choose a 1 x16 mode (either Gen4 or Gen3), only the PCIe0 Settings tab will appear.
Figure 61. F-Tile Avalon® Streaming Intel FPGA IP Top-Level Parameter Editor for a 2 x8 Hard IP ModeIf you choose a 2 x8 mode (either Gen4 or Gen3), the PCIe0 Settings and PCIe1 Settings tabs will appear.
Figure 62. F-Tile Avalon® Streaming Intel FPGA IP Top-Level Parameter Editor for a 4 x4 Hard IP ModeIf you choose a 4 x4 mode (either Gen4 or Gen3), the PCIe0 Settings, PCIe1 Settings, PCIe2 Settings and PCIe3 Settings tabs will appear.
Note: You can enable the TLP Bypass mode in the Top-Level Settings tab of the IP Parameter Editor as shown in the figure below:
Figure 63. Enabling TLP Bypass Mode