External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP Design Example User Guide

Download PDF
ID 683096
Date 3/29/2021
Public
Document Table of Contents
Document Table of Contents x
1. Design Example Quick Start Guide for External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP 2. Design Example Description for External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP 3. Document Revision History for External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP Design Example User Guide
1. Design Example Quick Start Guide for External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP x
1.1. Creating an EMIF Project 1.2. Generating and Configuring the EMIF IP 1.3. Generating the Synthesizable EMIF Design Example 1.4. Generating the EMIF Design Example for Simulation 1.5. Simulation Versus Hardware Implementation 1.6. Simulating External Memory Interface IP With ModelSim 1.7. Pin Placement for Intel® Cyclone® 10 GX EMIF IP 1.8. Compiling and Programming the Intel® Cyclone® 10 GX EMIF Design Example 1.9. Debugging the Intel® Cyclone® 10 GX EMIF Design Example
1.2. Generating and Configuring the EMIF IP x
1.2.1. Intel® Cyclone® 10 GX EMIF Parameter Editor Guidelines
2. Design Example Description for External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP x
2.1. Synthesis Example Design 2.2. Simulation Example Design 2.3. Example Designs Interface Tab
1. Design Example Quick Start Guide for External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP
2. Design Example Description for External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP
3. Document Revision History for External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP Design Example User Guide

3. Document Revision History for External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP Design Example User Guide

Document Version Intel® Quartus® Prime Version Changes
2021.03.29 21.1
  • In the Example Design Quick Start chapter, removed references to the NCSim* simulator.
2018.09.24 18.1
  • Updated figures in the Generating the Synthesizable EMIF Design Example and Generating the EMIF Design Example for Simulation topics.
  • Changed document title from External Memory Interfaces Intel® Cyclone® 10 FPGA IP Design Example User Guide to External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP Design Example User Guide.
2018.05.07 18.0
  • Changed document title from Intel® Cyclone® 10 External Memory Interfaces IP Design Example User Guide to External Memory Interfaces Intel® Cyclone® 10 FPGA IP Design Example User Guide.
  • Updated figures in Generating the Synthesizable EMIF Design Example topic.
  • Updated figures in Generating the EMIF Design Example for Simulation topic.
  • Corrected bullet points in Overview section of the Pin Placement for Intel® Cyclone® 10 EMIF IP topic.
Date Version Changes
November 2017 2017.11.06 Initial release.
Level Two Title