Visible to Intel only — GUID: kau1611849276963
Ixiasoft
1.1. Using Provided HDL Templates
1.2. Instantiating IP Cores in HDL
1.3. Inferring Multipliers and DSP Functions
1.4. Inferring Memory Functions from HDL Code
1.5. Register and Latch Coding Guidelines
1.6. General Coding Guidelines
1.7. Designing with Low-Level Primitives
1.8. Recommended HDL Coding Styles Revision History
1.4.1.1. Use Synchronous Memory Blocks
1.4.1.2. Avoid Unsupported Reset and Control Conditions
1.4.1.3. Check Read-During-Write Behavior
1.4.1.4. Controlling RAM Inference and Implementation
1.4.1.5. Single-Clock Synchronous RAM with Old Data Read-During-Write Behavior
1.4.1.6. Single-Clock Synchronous RAM with New Data Read-During-Write Behavior
1.4.1.7. Simple Dual-Port, Dual-Clock Synchronous RAM
1.4.1.8. True Dual-Port Synchronous RAM
1.4.1.9. Mixed-Width Dual-Port RAM
1.4.1.10. RAM with Byte-Enable Signals
1.4.1.11. Specifying Initial Memory Contents at Power-Up
1.6.6.1. If Performance is Important, Optimize for Speed
1.6.6.2. Use Separate CRC Blocks Instead of Cascaded Stages
1.6.6.3. Use Separate CRC Blocks Instead of Allowing Blocks to Merge
1.6.6.4. Take Advantage of Latency if Available
1.6.6.5. Save Power by Disabling CRC Blocks When Not in Use
1.6.6.6. Initialize the Device with the Synchronous Load (sload) Signal
3.1. Metastability Analysis in the Intel® Quartus® Prime Software
3.2. Metastability and MTBF Reporting
3.3. MTBF Optimization
3.4. Reducing Metastability Effects
3.5. Scripting Support
3.6. Managing Metastability
3.7. Managing Metastability with the Intel® Quartus® Prime Software Revision History
3.8. Intel® Quartus® Prime Pro Edition User Guide: Design Recommendations Archive
3.4.1. Apply Complete System-Centric Timing Constraints for the Timing Analyzer
3.4.2. Force the Identification of Synchronization Registers
3.4.3. Set the Synchronizer Data Toggle Rate
3.4.4. Optimize Metastability During Fitting
3.4.5. Increase the Length of Synchronizers to Protect and Optimize
3.4.6. Increase the Number of Stages Used in Synchronizers
3.4.7. Select a Faster Speed Grade Device
Visible to Intel only — GUID: kau1611849276963
Ixiasoft
2.5.5.5.1.1. Design Assistant Waiver Dialog Box
You can define and apply waivers to Design Assistant rule violations that are not of concern in the Design Assistant Waiver dialog box.
The following table shows the Design Assistant Waiver dialog box options:
Setting | Description |
---|---|
Rule conditions | Automatically specifies the alphanumeric Rule ID and Compiler Stage of the rule violation. |
Violation conditions | Specifies the conditions that define a rule violation waiver. The default Violation conditions automatically reflect the currently selected rule violation from the report. The available condition attributes are context-sensitive:
|
Add Condition | Click the Add Condition button to add more conditions to the rule waiver definition. Clicking the button adds a condition of default type. |
Owner | Specifies the waiver owner's ID. |
Tag | Specifies an identifying tag for the rule waiver. |
Description | Required value that specifies a text description of the waiver for tracking and identifying. |
Preview button | Previews the rule violations waived during the next Design Assistant run in the Waived by the waiver field. |
Waived violations by the waiver | Upon clicking the Preview button, lists the rule violations that are waived during the next Design Assistant run. |
All violations | Lists all violations of the currently selected Design Assistant rule. |