Ethernet Design Example Components User Guide

Download PDF
ID 683044
Date 9/27/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Time-of-day Clock 2. Time-of-day Synchronizer 3. Packet Classifier 4. Ethernet Design Example Components User Guide Archives 5. Document Revision History for the Ethernet Design Example Components User Guide
1. Time-of-day Clock x
1.1. Release Information 1.2. Resource Utilization 1.3. Configuring the TOD Clock 1.4. Using the TOD Clock 1.5. Interface Signals 1.6. Configuration Registers
1.1. Release Information x
1.1.1. Pulse Per Second Device Speed Grade Support
1.4. Using the TOD Clock x
1.4.1. Adjusting TOD Drift 1.4.2. Adjusting Offset, Jitter, and Wander 1.4.3. Correcting TOD Offset 1.4.4. IOPLL and TOD Setup for Pulse Per Second (Advanced Accuracy Mode)
1.5. Interface Signals x
1.5.1. Avalon Memory-Mapped Signals 1.5.2. Time-of-day Signals 1.5.3. Pulse-Per-Second Signals 1.5.4. Clocking Requirements
2. Time-of-day Synchronizer x
2.1. Release Information 2.2. Resource Utilization 2.3. Configuring the TOD Synchronizer 2.4. Using the TOD Synchronizer 2.5. Interface Signals
2.4. Using the TOD Synchronizer x
2.4.1. Sampling Clock Frequency
3. Packet Classifier x
3.1. Release Information 3.2. Resource Utilization 3.3. Configuring the Packet Classifier 3.4. Interface Signals
3.4. Interface Signals x
3.4.1. Clock and Reset Signals 3.4.2. Avalon® Streaming Interface Signals 3.4.3. Control Signals
1. Time-of-day Clock
2. Time-of-day Synchronizer
3. Packet Classifier
4. Ethernet Design Example Components User Guide Archives
5. Document Revision History for the Ethernet Design Example Components User Guide

1.5.3. Pulse-Per-Second Signals

Table 11.  Pulse-Per-Second Signals
Name Direction Width Description
The following signals are available when parameter Enable pulse per second interface is enabled.
pps_pulse_per_second Out 1 Pulse generated once in every second, aligned with the second boundary, with pulse width defined by Pulse width parameter.
The following signals are available when parameter Enable pulse per second interface is enabled and Accuracy mode is Advanced. You must also instantiate IOPLL parameter and select Enable access to dynamic phase shift ports to support these interfaces. Refer to related information for the related user guides.
pps_sampling_clk Input 1

Sampling clock input used to support pps pulse generation with advanced accuracy.

Required frequency (MHz):

pps_sampling_clk= period_clk x 256/375

iopll_scan_clk Input 1

Drive this port with the same clock as IOPLL scanclk input port.

Supported frequency (MHz):

50 MHz to 100 MHz.
iopll_phased_clk Input 1 Phase shifted version of period_clk from IOPLL. This signal is expected to be fed by second output clock of IOPLL, e.g. outclk1, which runs on period_clk frequency. Refer to iopll_cnt_sel signal description for more details.
iopll_locked Input 1 PLL lock status signal from IOPLL.
iopll_phase_en Output 1

Connect this signal to phase_en input port of IOPLL.

iopll_updn Output 5

Connect this signal to updn input port of IOPLL.

iopll_cnt_sel Output 5

Connect this signal to cntsel input port of IOPLL. This signal always select second output clock of IOPLL, e.g. outclk1, to be the one being phase shifted. Therefore, iopll_phased_clk signal is expected to connect to the second output clock of IOPLL.

iopll_num_phase_shifts Output 3

Connect this signal to num_phase_shifts input port of IOPLL.

iopll_phase_done Input 1

Connect this signal to phase_done output port of IOPLL.

Related Information
Level Two Title