Visible to Intel only — GUID: buo1538492104904
Ixiasoft
2.1. HLS AFU Design Example Software Requirements
2.2. Compiling and Simulating the HLS Component with the i++ Command
2.3. Generating a Platform Designer Container for the HLS Component
2.4. Generating the ASE Testbench
2.5. Running the ASE Testbench
2.6. Compiling the AF Bitstream
2.7. Loading AF Bitstream and Running the Host Application
5.1. Platform Designer Opens with an Error
5.2. The design unit was not found Error When Running the make sim Command
5.3. Verilog HDL Compilation Errors
5.4. Compilation Errors During ASE Testbench Generation
5.5. Incorrect Output During Simulation
5.6. AF Bitstream Compilation Fails
5.7. Verilog Files Not Found Errors
Visible to Intel only — GUID: buo1538492104904
Ixiasoft
5.3. Verilog HDL Compilation Errors
The hls_afu_container Platform Designer system is instantiated in afu.sv. Make sure that the instantiation matches the interface defined in hls_afu/hw/rtl/qsys/hls_afu_container/hls_afu_container_inst.v (which appears after generating the hls_afu_container system in Platform Designer).