GTS SDI II Intel® FPGA IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs

ID 823543
Date 11/04/2024
Public

4. Document Revision History for the GTS SDI II Intel® FPGA IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs

Document Version Quartus® Prime Version IP Version Changes
2024.11.04 24.3 1.0.0
  • Updated Directory Structure for the Design Example figure.
  • Updated the steps to include information about Analog Parameters tab in the Generating the Design topic.
  • Updated the Design Example Tab in SDI II IP Parameter Editor figure.
  • Updated Top Level Signals table to add xcvr_rcfg_clk, user_dipsw1, user_led signals.
  • Changed fmc_vcxo_refclk_p, fmc_gbtclk1_m2c_p, and fmc_gbtclk0_m2c_p signal names to xcvr_refclk_1485, syspll_refclk, txpll_refclk respectively.
2024.09.13 24.2 1.0.0 Initial release.