Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs

ID 813773
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.2.3. AS Using Multiple Serial Flash Devices

Agilex™ 5 devices support one AS x4 flash memory device for AS configuration. Once the device enters user mode, you can then use up to four AS x4 flash memories with Mailbox Client Intel® FPGA IP or HPS as data storage. The MSEL pins operate as MSEL only during POR state. After SDM samples the MSEL pins during the boot ROM state for AS x4 mode, the SDM repurposes the MSEL pins as chip select pins. You must ensure appropriate chip select pin connections to the configuration AS x4 flash memory and the HPS AS x4 flash memory. Each flash device has a dedicated AS_nCSO pin but shares other pins.

Refer to Command Sequence to Perform Quad SPI Operations for additional information about accessing multiple serial flash devices via Mailbox Client Intel® FPGA IP.

Figure 42. Connections for AS Configuration with Multiple Serial Flash Devices

The following table shows the maximum supported AS_CLK frequency for a range of capacitance loading values when using multiple flash devices. The maximum AS_CLK frequency also depends on whether you use the OSC_CLK_1 or internal oscillator as the clock source.

Table 37.  Maximum AS_CLK Frequency as a Function of Board Capacitance Loading and Clock SourceThis table is preliminary.
Capacitance Loading (pF) Maximum Supported AS_CLK (MHz)
OSC_CLK_116 (MHz) Internal Oscillator (MHz)
10 166/125 115
30 100 77
37 71.5 77
80 50 58
140 25 25
16 For Agilex™ 5 devices with speed grade -6S and -6X devices, the clock speed for configuration network runs at 200 MHz when using OSC_CLK_1 and only supports AS_CLK at frequency of 25 MHz, 50 MHz, and 100 MHz.