Logic Array Blocks and Adaptive Logic Modules User Guide: Agilex™ 5 FPGAs and SoCs

Download PDF
ID 813159
Date 4/01/2024
Public
Document Table of Contents
Document Table of Contents x
1. Agilex™ 5 FPGAs LAB and ALM Overview 2. Hyperflex® Register 3. Agilex™ 5 LAB and ALM Architecture and Features 4. Document Revision History for the Logic Array Blocks and Adaptive Logic Modules User Guide: Agilex™ 5 FPGAs and SoCs
3. Agilex™ 5 LAB and ALM Architecture and Features x
3.1. LAB 3.2. ALM
3.1. LAB x
3.1.1. MLAB 3.1.2. Local and Direct Link Interconnects 3.1.3. Carry Chain Interconnects 3.1.4. LAB Control Signals
3.1.4. LAB Control Signals x
3.1.4.1. Clear Logic Control
3.2. ALM x
3.2.1. ALM Resources 3.2.2. ALM Output 3.2.3. ALM Operating Modes
3.2.3. ALM Operating Modes x
3.2.3.1. Normal Mode 3.2.3.2. Extended LUT Mode 3.2.3.3. Arithmetic Mode
3.2.3.3. Arithmetic Mode x
3.2.3.3.1. Carry Chain
1. Agilex™ 5 FPGAs LAB and ALM Overview
2. Hyperflex® Register
3. Agilex™ 5 LAB and ALM Architecture and Features
4. Document Revision History for the Logic Array Blocks and Adaptive Logic Modules User Guide: Agilex™ 5 FPGAs and SoCs

3.1.4.1. Clear Logic Control

LAB-wide signals control the logic for the clear signal of the ALM register. The ALM register directly supports both a synchronous and an asynchronous clear. Each LAB supports one synchronous clear signal and two asynchronous clear signals.

Figure 5.  Agilex™ 5 LAB-Wide Control Signals
Level Two Title