F-Tile Low Latency 50G Ethernet Intel® FPGA IP Release Notes

Download PDF
ID 778602
Date 7/08/2024
Public
Document Table of Contents
Document Table of Contents x
1. F-Tile Low Latency 50G Intel FPGA IP Release Notes
1. F-Tile Low Latency 50G Intel FPGA IP Release Notes x
1.1. F-Tile Low Latency 50G Ethernet Intel® FPGA IP v6.0.0 1.2. F-Tile Low Latency 50G Ethernet Intel® FPGA IP v5.0.0 1.3. F-Tile Low Latency 50G Ethernet Intel® FPGA IP v4.0.0 1.4. F-Tile Low Latency 50G Ethernet Intel® FPGA IP v3.0.0 1.5. F-Tile Low Latency 50G Ethernet Intel® FPGA IP v2.0.0 1.6. F-Tile Low Latency 50G Ethernet Intel FPGA IP v1.0.1 1.7. F-Tile Low Latency 50G Ethernet Intel FPGA IP v1.0.0
1. F-Tile Low Latency 50G Intel FPGA IP Release Notes

1.1. F-Tile Low Latency 50G Ethernet Intel® FPGA IP v6.0.0

Table 1.  v6.0.0 2024.07.08
Quartus® Prime Version Description Impact
24.2
  • Major IP version upgrade, driven by a major version change in the underlying Intel® FPGA Hard IP (eth_f). There is no impact on the existing functionality of the IP.
  • Implemented IP fixes related to VCSMX script, timing violations, and DA warnings.
 IP upgrade is required.
Level Two Title