F-Tile Low Latency 50G Ethernet Intel® FPGA IP Release Notes

Download PDF
ID 778602
Date 7/08/2024
Public
Document Table of Contents
Document Table of Contents x
1. F-Tile Low Latency 50G Intel FPGA IP Release Notes
1. F-Tile Low Latency 50G Intel FPGA IP Release Notes x
1.1. F-Tile Low Latency 50G Ethernet Intel® FPGA IP v6.0.0 1.2. F-Tile Low Latency 50G Ethernet Intel® FPGA IP v5.0.0 1.3. F-Tile Low Latency 50G Ethernet Intel® FPGA IP v4.0.0 1.4. F-Tile Low Latency 50G Ethernet Intel® FPGA IP v3.0.0 1.5. F-Tile Low Latency 50G Ethernet Intel® FPGA IP v2.0.0 1.6. F-Tile Low Latency 50G Ethernet Intel FPGA IP v1.0.1 1.7. F-Tile Low Latency 50G Ethernet Intel FPGA IP v1.0.0
1. F-Tile Low Latency 50G Intel FPGA IP Release Notes

1. F-Tile Low Latency 50G Intel FPGA IP Release Notes

If a release note is not available for a specific IP version, the IP has no changes in that version. For information on IP update releases up to v18.1, refer to the Quartus® Prime Design Suite Update Release Notes.

Intel® FPGA IP versions match the Quartus® Prime Design Suite software versions until v19.1. Starting in Quartus® Prime Design Suite software version 19.2, Intel® FPGA IP has a new versioning scheme.

The Intel® FPGA IP version (X.Y.Z) number can change with each Quartus® Prime software version. A change in:

  • X indicates a major revision of the IP. If you update the Quartus® Prime software, you must regenerate the IP.
  • Y indicates the IP includes new features. Regenerate your IP to include these new features.
  • Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

Section Content
F-Tile Low Latency 50G Ethernet Intel FPGA IP v6.0.0
F-Tile Low Latency 50G Ethernet Intel FPGA IP v5.0.0
F-Tile Low Latency 50G Ethernet Intel FPGA IP v4.0.0
F-Tile Low Latency 50G Ethernet Intel FPGA IP v3.0.0
F-Tile Low Latency 50G Ethernet Intel FPGA IP v2.0.0
F-Tile Low Latency 50G Ethernet Intel FPGA IP v1.0.1
F-Tile Low Latency 50G Ethernet Intel FPGA IP v1.0.0

Related Information
Level Two Title