External Memory Interfaces Agilex™ 7 M-Series FPGA IP User Guide
Visible to Intel only — GUID: sya1687379054034
Ixiasoft
- 4.1.2. s0_axi4_clock_out for Agilex 7 M-Series External Memory Interfaces (EMIF) IP - DDR4 Component
- 4.3.2. s0_axi4_clock_out for Agilex 7 M-Series External Memory Interfaces (EMIF) IP - DDR5 Component
Visible to Intel only — GUID: sya1687379054034
Ixiasoft
7.3.5.2. DDR5 Address and Command and CLK Lane
Pin mapping must adhere to the requirements defined in the table in the Address and Command Pin Placement for DDR5 topic.
You cannot swap address and command lanes. You cannot swap among AC0/AC1 lanes. The address and command lane placement must adhere to the specific placement defined in the table in the DDR5 Data Width Mapping topic.
The T and C lanes for the CK_T/_C cannot be swapped with each other, nor can the T and C lanes for the DQS_T/DQS_C be swapped with each other.