MACsec Intel® FPGA IP User Guide

ID 736108
Date 6/26/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

9. Document Revision History for the MACsec Intel FPGA IP User Guide

Document Version Intel® Quartus® Prime Version IP Version Changes
2023.06.26 23.2 2.0.0
  • Updated the Resource Utilization table.
  • Updated the MACsec IP Block Diagram.
  • Updated the MACsec IP Parameters Settings table.
  • Updated the MACsec IP Reset Tree diagram.
  • Updated the MACsec IP Design Example diagram.
  • Updated the Controlled/Uncontrolled Port Muxing descriptions.
2023.04.03 23.1 1.4.0
  • Added the Simulation Requirements section in the chapter MACsec IP Example Design.
  • In the MACsec IP Parameter Settings table, added the Snapshot Enable parameter.
  • Updated the register map with the snapshot control register information.
  • Updated the Port Configurations section in the chapter MACsec IP Example Design.
  • Updated the MACsec IP Parameters Settings table.
  • Updated product family name to Intel Agilex 7.
2022.12.19 22.4 1.3.0
  • Added more description in the section SmartNIC.
  • Updated the Resource Utilization table.
  • Consolidated the "last_segment*" signals in all the interface tables and waveforms in the Interfaces chapter.
  • Updated the figure MACsec Intel FPGA IP Clock Domain
  • Updated the table MACsec Intel FPGA IP Parameter Settings.
  • Updated the table Available MACsec Design Example Variant.
  • Updated the table Clocking Parameters.
  • Removed the section MACsec Software Rekeying.
  • Added a new section Switching Port Muxes between Store and Forward and Cut-Through Modes
  • Updated the Register Map by removing 3 registers.
  • Made other miscellaneous changes throughout the manual.
2022.10.21 22.3 1.2.0 Initial release.