Ashling* RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide

ID 730783
Date 9/26/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.3.2. Setting Core Configuration

To set the core configuration, follow these steps:

  1. Right click project directory (either HPS or Nios® V application) and select Debug > Debug Configurations.
  2. Select Ashling Heterogenous Multicore Debugging > cortex-a53-sum.elf.
  3. Under the Device tab, set these settings:
    • Debug probe: 1 (USB-Blaster II)
    • JTAG/SWD frequency: 16 MHz
    • Transport type: JTAG
    • Target device: Agilex
  4. Under Core Configuration, select Cortex-A53 and Nios V/m.
    Figure 17. List of Available Cores for the Selected Target Device in RiscFree* IDE
  5. Set the core specific configuration for each core under the Debugger tab.
  6. Specify the .elf file for each core under the Target Application tab. In this example, the target applications are added as nios-v-sum.elf for Nios V/m core and cortex-a53-sum.elf for Cortex-A53 core.
    Note: You can specify multiple .elf file for a single core.
    Figure 18. Target Application Tab Settings
  7. Set the breakpoint at a specific function under the Startup tab. This debug example uses the default settings.
    Figure 19. Startup Tab Settings
  8. Based on the OS you use, configure the OS Awareness settings as follows:
    • Intel® HAL: No OS Awareness configuration is required.
    • µC/OS-II: Under the OS Awareness tab, turn on Enable OS Aware Debugging, and select OS: µC/OS and Version: II.
    Figure 20. Enabling µC/OS-II Aware Debugging in Heterogeneous Debugging
  9. Click Debug when all configuration is complete. All cores selected for debug are launched.
    Figure 21. Heterogeneous Multicore Debug View in RiscFree* IDE
  10. To debug two cores simultaneously, go to Window > Show View > Registers. Then, make a copy of the existing debug view using the Open new View icon.
    Figure 22. Register Window
  11. In the Heterogenous Multicore Debug View pane, select Thread #1 [TAP 3 Core 0 (Cortex-A53)]. Pin one copy of the debug view to Arm processor using the Pin to Debug Context icon.
    Figure 23. Arm Processor (Core 0) Register View
  12. In the Heterogenous Multicore Debug View pane, select Thread #1 [TAP 2 (Nios V/m Hart 0)]. Pin second copy of the debug view to Nios V processor using the Pin to Debug Context icon.
    Figure 24. Nios V Processor (Core 4) Register View