Visible to Intel only — GUID: uxe1637117191764
Ixiasoft
2. Design Example Detailed Description
The SDI II Intel FPGA IP core includes the following design examples for Intel® Agilex™ F-tile devices.
-
Parallel loopback with external VCXO
-
Serial loopback
Note: Only Single-Rate design examples are available in the Intel® Quartus® Prime 21.4 software. Multi-rate design will be available in a future Intel® Quartus® Prime release.2
2 Statements in this document that refer to future plans or expectations are forward-looking statements. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements.