F-Tile HDMI Intel® FPGA IP Design Example User Guide

Download PDF
ID 709314
Date 12/04/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. HDMI Intel® FPGA IP Design Example Quick Start Guide for Intel Agilex® 7 F-Tile Devices 2. HDMI 2.1 Design Example (Support FRL = 1, Enable Active Video Protocol = None) 3. HDMI 2.1 Design Example with AXI4-stream Interface Enabled (Support FRL =1, Enable Active Video Protocol = AXIS-VVP Full) 4. Document Revision History for the F-Tile HDMI Intel® FPGA IP Design Example User Guide
1. HDMI Intel® FPGA IP Design Example Quick Start Guide for Intel Agilex® 7 F-Tile Devices x
1.1. Directory Structure 1.2. Generating the Design 1.3. Simulating the Design 1.4. Compiling and Testing the Design
2. HDMI 2.1 Design Example (Support FRL = 1, Enable Active Video Protocol = None) x
2.1. Design Features 2.2. Hardware and Software Requirements 2.3. HDMI 2.1 RX-TX Retransmit Design Block Diagram 2.4. Design Parameters 2.5. Design Components 2.6. Design Software Flow 2.7. Clocking Scheme 2.8. Interface Signals 2.9. Hardware Setup 2.10. Simulation Testbench 2.11. Debugging Features
2.3. HDMI 2.1 RX-TX Retransmit Design Block Diagram x
2.3.1. Creating RX-Only or TX-Only Designs
2.4. Design Parameters x
2.4.1. IP Parameters 2.4.2. HDMI Intel® FPGA IP Design Example Parameters
2.5. Design Components x
2.5.1. HDMI TX Components 2.5.2. HDMI RX Components 2.5.3. Top-Level Common Blocks
2.5.1. HDMI TX Components x
2.5.1.1. TX PHY Adapter
2.5.1.1. TX PHY Adapter x
2.5.1.1.1. FRL and TMDS
2.5.2. HDMI RX Components x
2.5.2.1. RX PHY Adapter
2.11. Debugging Features x
2.11.1. Software Debug Message 2.11.2. SCDC Information from Sink Connected to TX 2.11.3. Clock Frequency Measurement
3. HDMI 2.1 Design Example with AXI4-stream Interface Enabled (Support FRL =1, Enable Active Video Protocol = AXIS-VVP Full) x
3.1. Design Features 3.2. Hardware and Software Requirements 3.3. HDMI 2.1 RX-TX Retransmit Design Block Diagrams 3.4. Design Parameters 3.5. Design Components 3.6. Design Software Flow 3.7. Clocking Scheme 3.8. Interface Signals 3.9. Hardware Setup 3.10. Design Limitation (AXI/CV)
3.3. HDMI 2.1 RX-TX Retransmit Design Block Diagrams x
3.3.1. HDMI 2.1 RX-TX Direct Retransmit Design Block Diagram (Without Video Frame Buffer) 3.3.2. HDMI 2.1 RX-TX Retransmit Design Block Diagram (With Video Frame Buffer)
3.4. Design Parameters x
3.4.1. HDMI RX Direction 3.4.2. HDMI TX Direction
3.6. Design Software Flow x
3.6.1. Configure Redriver Setting 3.6.2. Initialize TX Path 3.6.3. Initialize RX Path 3.6.4. Initialize HDMI TX Register 3.6.5. Wait for RX Path Ready 3.6.6. TX Reconfiguration and Link Training 3.6.7. Set TX Video Clock 3.6.8. Set AXI2CV Configuration 3.6.9. HDMI TX Transmit Video
3.7. Clocking Scheme x
3.7.1. HDMI 2.1 RX-TX Retransmit Design without Video Frame Buffer (Enable Active Video Protocol = AXIS-VVP Full, Video In and Out Use the Same Clock = ON) 3.7.2. HDMI 2.1 RX-TX Retransmit Design with Video Frame Buffer (Enable Active Video Protocol = AXIS-VVP Full, Video In and Out Use the Same = OFF) 3.7.3. Clock Details
3.8. Interface Signals x
3.8.1. Platform Design System
3.9. Hardware Setup x
3.9.1. Supporting Additional Video Resolutions
1. HDMI Intel® FPGA IP Design Example Quick Start Guide for Intel Agilex® 7 F-Tile Devices
2. HDMI 2.1 Design Example (Support FRL = 1, Enable Active Video Protocol = None)
3. HDMI 2.1 Design Example with AXI4-stream Interface Enabled (Support FRL =1, Enable Active Video Protocol = AXIS-VVP Full)
4. Document Revision History for the F-Tile HDMI Intel® FPGA IP Design Example User Guide

2.5.1. HDMI TX Components

The HDMI TX top components include the TX core top-level components, IOPLL, TX PMA Direct PHY, DCFIFO, 80 bits to 128 bits converter, and the output buffer blocks.
Figure 12. HDMI TX Top Components
Table 12.  HDMI TX Top Components
Module Description
HDMI TX Core

The IP receives video data from the top level and performs auxiliary data encoding, audio data encoding, video data encoding, scrambling, TMDS encoding or packetization.

IOPLL (pll_frl_tx) The IOPLL (pll_frl_tx) generates the FRL clock for the TX core. This reference clock receives the TX FPLL output clock.

FRL clock frequency = Data rate per lanes x 4 / (FRL characters per clock x 18)
IOPLL (pll_cadence_tx) The IOPLL generates the clock for the tx_cadence_slow_clk in the TX transceiver to generate the tx_cadence. Since there is a conversion of the data width from 40bit from TX core to 64 bits in TX transceiver, the tx_cadence_slow_clk needs to be supplied with a clock derived from transceiver output clock with the frequency 5/8*Tx transceiver clock frequency.
TX PMA Direct PHY

Hard transceiver block that receives the parallel data from the HDMI TX core, serializes the data and transmits it.
Output buffer This buffer acts as an interface to interact the I2C interface of the HDMI DDC and redriver components.
80b to 128b Converter Convert 80 bits input to the 128 bits output to be accepted by the transceiver TX.
DCFIFO Synchronize data and signals across the System clock and TX clock domains.
TX Reconfig Management

In TMDS mode, the TX reconfiguration management block reconfigures the TX Transceiver for different output clock frequency according to the TMDS clock frequency of the specific video.

In FRL mode, the TX reconfiguration management block reconfigures the TX Transceiver to supply the serial fast clock for 3 Gbps, 6 Gbps, 8 Gbps, 10 Gbps and 12 Gbps according to FRL_Rate field in the 0x31 SCDC register.

The TX reconfiguration management block switches the TX Transceiver reference clock between reference clock 1 for TMDS mode and reference clock 0 for FRL mode.

F-tile Reference and System PLL Clock IP F-tile Reference and System PLL Clock IP has two reference clocks:
  • Reference clock 0 is connected to a fixed 100 MHz clock for FRL mode
  • Reference clock 1 is connected to the programmable oscillator (with TMDS clock frequency) for TMDS mode

Section Content
TX PHY Adapter

Level Two Title