Available Design Example |
Select Design |
- None
- DisplayPort SST Parallel Loopback without PCR
- DisplayPort SST Parallel Loopback with AXIS Video Interface
|
Select the design example to be generated.
- None: No design example is available for the current parameter selection.
- DisplayPort SST Parallel Loopback without PCR: This design example demonstrates parallel loopback from DisplayPort sink to DisplayPort source without a Pixel Clock Recovery (PCR) module when you turn on the Enable Video Input Image Port parameter.
- DisplayPort SST Parallel Loopback with AXIS Video Interface: This design example demonstrates parallel loopback from DisplayPort sink to DisplayPort source with AXIS Video interface when Enable Active Video Data Protocols is set to AXIS-VVP Full.
|
Design Example Files |
Simulation |
On, Off |
Turn on this option to generate the necessary files for the simulation testbench. |
Synthesis |
On, Off |
Turn on this option to generate the necessary files for Intel Quartus Prime compilation and hardware design. |
Generated HDL Format |
Generate File Format |
Verilog, VHDL |
Select your preferred HDL format for the generated design example fileset.
Note: This option only determines the format for the generated top level IP files. All other files (e.g. example testbenches and top level files for hardware demonstration) are in Verilog HDL format.
|
Target Development Kit |
Select Board |
- No Development Kit
- Intel Agilex I-Series SoC Development Kit
|
Select the board for the targeted design example.
- No Development Kit: This option excludes all hardware aspects for the design example. The IP core sets all pin assignments to virtual pins.
- Intel Agilex I-Series SoC FPGA Development Kit: This option automatically selects the project's target device to match the device on this development kit. You may change the target device using the Change Target Device parameter if your board revision has a different device variant. The IP core sets all pin assignments according to the development kit.
- Custom Development Kit: This option allows the design example to be tested on a third-party development kit with an Intel FPGA. You may need to set the pin assignments on your own.
|
Target Device |
Change Target Device |
On, Off |
Turn on this option and select the preferred device variant for the development kit. |