FPGA Interface Manager Data Sheet: Intel FPGA Programmable Acceleration Card D5005

Download PDF
ID 683858
Date 8/18/2021
Public
Document Table of Contents
Document Table of Contents x
1. Overview 2. FIM and AFU Parameter Data 3. FPGA Interface Manager (FIM) Resource Utilization 4. Document Revision History for FPGA Interface Manager Data Sheet: Intel FPGA Programmable Acceleration Card D5005
2. FIM and AFU Parameter Data x
2.1. Memory Interface 2.2. Core Cache Interface (CCI-P) Interface 2.3. Clocks 2.4. Reset 2.5. Networking Interface
2.1. Memory Interface x
2.1.1. SDRAM Signals
2.5. Networking Interface x
2.5.1. Clock Signals 2.5.2. Data Interface and Signals 2.5.3. Control and Status Signals
1. Overview
2. FIM and AFU Parameter Data
3. FPGA Interface Manager (FIM) Resource Utilization
4. Document Revision History for FPGA Interface Manager Data Sheet: Intel FPGA Programmable Acceleration Card D5005

3. FPGA Interface Manager (FIM) Resource Utilization

Table 10.  FPGA Core Fabric Resource Utilization by the FIM
Parameter FIM Utilization Total Device Total Percentage of Resources Used by FIM Notes
ALMs 35,092 933,120 4% Adaptive Logic Modules blocks.
M20Ks 115 11,721 1% Memory blocks with 20K bits.
DSPs 0 5760 0% Digital Signal Processing blocks.
Level Two Title