Visible to Intel only — GUID: hwf1623339883919
Ixiasoft
Step 1: Getting Started
Step 2: Creating a Design Partition
Step 3: Allocating Placement and Routing Region for a PR Partition
Step 4: Defining Personas
Step 5: Creating Revisions
Step 6: Compiling the Base Revision
Step 7: Preparing PR Implementation Revisions
Step 8: Programming the Board
Modifying an Existing Persona
Adding a New Persona to the Design
Visible to Intel only — GUID: hwf1623339883919
Ixiasoft
Document Revision History for AN 953: Partially Reconfiguring a Design on Intel® Agilex® F-Series FPGA Development Board
Document Version | Intel® Quartus® Prime Version | Changes |
---|---|---|
2021.07.23 | 21.1 |
|