A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: rng1492824632269
Ixiasoft
Visible to Intel only — GUID: rng1492824632269
Ixiasoft
2.10.2.2. PR Design Setup for Signal Tap Debug
To debug a PR design, you must instantiate SLD JTAG bridges when generating the base revision, and then define debug components for all PR personas. Optionally, you can specify signals to tap in the static region. After configuring all the PR personas in the design, you can continue the PR design flow.