AN 872: Thermal and Power Guidelines: For Intel® Programmable Acceleration Card with Intel® Arria® 10 GX FPGA

Download PDF
ID 683795
Date 8/30/2019
Public
Document Table of Contents
Document Table of Contents x
1. Introduction 2. Using the Board Management Controller 3. AFU Design Power Verification 4. Document Revision History for Thermal and Power Guidelines for Intel PAC with Intel Arria 10 GX FPGA
1. Introduction x
1.1. About this Document 1.2. Power Specification 1.3. Prerequisites 1.4. Tools Requirements
2. Using the Board Management Controller x
2.1. Auto-Shutdown 2.2. Recovering After Auto-Shutdown 2.3. Monitor On-Board Sensors Using OPAE 2.4. Monitor On-Board Sensors Using BWMonitor
3. AFU Design Power Verification x
3.1. Power Measurement Flow 3.2. Measuring the Total Board Power 3.3. Measuring the Real Static Power 3.4. Estimating the Worst Case Core Static Power
3.3. Measuring the Real Static Power x
3.3.1. Using the Intel® Quartus® Prime Programmer
1. Introduction
2. Using the Board Management Controller
3. AFU Design Power Verification
4. Document Revision History for Thermal and Power Guidelines for Intel PAC with Intel Arria 10 GX FPGA

3.4. Estimating the Worst Case Core Static Power

Follow these steps to estimate the worst case static power:
  1. Refer to the Minimal Flow Example to compile a sample AFU located at:
    <inteldevstack>/hw/samples/<AFU name>/
  2. In the Intel® Quartus® Prime Pro Edition software, click File > Open Project and select your .qpf file to open the AFU synthesis project from the following path:

    <Acceleration Stack Directory>/hw/samples/<AFU name>/build_synth/build

  3. Click Project > Generate EPE File to create the required .csv file.
    Figure 3. Step 2 Illustration
  4. Open the Early Power Estimator tool5 and click Import CSV icon. Select the above generated .csv file.
    Note: You can ignore the warning while importing the .csv file.
  5. Inputs parameters are filled out automatically.
    1. Change the value to User Entered in the Junction Temp. TJ field. And set the Junction Temp. TJ (°C) field to 95
    2. Change the Power Characteristics field from Typical to Maximum.
    3. In the EPE Tool, the PSTATIC is the total static power in Watts. You can calculate the worst case core static power from the Report tab
      Figure 4. EPE Tool Sample Output
      Figure 5. Report Tab

      In the example shown above, the total FPGA core static current is the sum of all static current and standby current at 0.9V (VCC, VCCP, VCCERAM).

      Enter these value in row Step 3: Worst static power from EPE of the Intel® FPGA PAC Power Estimator Sheet.

      Observe the Calculated output row for the maximum power consumption of your AFU.

5 Dowload Information: PowerPlay Early Power Estimator for Intel Arria 10 Devices.
Level Two Title