Intel® Agilex™ Device Configuration via Protocol (CvP) Implementation User Guide

ID 683763
Date 12/19/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.1. Configuration Images

In CvP, you split your bitstream into two images: periphery image and core image.

You use the Intel® Quartus® Prime Pro Edition software to generate the images:
  • Periphery image (*.periph.jic) — contains only CvP PCIe core. The entire periphery image is static and cannot be reconfigured.
  • Core image (*.core.rbf) — contains the entire device except the CvP PCIe core. The maximum size of the *.core.rbf file does not exceed the configuration bit stream size for the FPGA configuration stipulated in device datasheet.