Visible to Intel only — GUID: sss1463110033577
Ixiasoft
1.2.5.3. Test Pattern Generator
Note: This module is only available in the design example when the duplex or simplex TX data path option is selected.
The test pattern generator generates either a parallel PRBS, alternate checkerboard, or ramp wave, and sends it to the transport layer during test mode. The test pattern generator is implemented in the top level RTL file, not in the Platform Designer project.
Related Information