Visible to Intel only — GUID: oty1557391407217
Ixiasoft
1. Intel Agilex® 7 JTAG BST Overview
2. Intel Agilex® 7 JTAG BST Architecture
3. Intel Agilex® 7 BST Operation Control
4. Intel Agilex® 7 I/O Voltage for JTAG Operation
5. Enabling and Disabling Intel Agilex® 7 BST Circuitry
6. Intel Agilex® 7 BST Guidelines
7. Document Revision History for the Intel Agilex® 7 JTAG Boundary-Scan Testing User Guide
Visible to Intel only — GUID: oty1557391407217
Ixiasoft
5.2. Disabling BST Circuitry
To ensure that you do not inadvertently enable the IEEE Std. 1149.1 circuitry when it is not required, disable the circuitry permanently with pin connections as listed in the following table.
JTAG Pins4 | Connection for Disabling |
---|---|
TMS | VCCIO_SDM |
TCK | GND |
TDI | VCCIO_SDM |
TDO | Leave open |
4 The JTAG pins are dedicated. Software option is not available to disable JTAG in Intel Agilex® 7 devices.