Visible to Intel only — GUID: oty1557391407217
Ixiasoft
1. Agilex® 7 JTAG BST Overview
2. Agilex® 7 JTAG BST Architecture
3. Agilex® 7 BST Operation Control
4. Agilex® 7 I/O Voltage for JTAG Operation
5. Enabling and Disabling Agilex® 7 BST Circuitry
6. Agilex® 7 BST Guidelines
7. Document Revision History for the Agilex® 7 JTAG Boundary-Scan Testing User Guide
Visible to Intel only — GUID: oty1557391407217
Ixiasoft
5.2. Disabling BST Circuitry
To esue that you do ot iadvetetly eable the IEEE Std. 1149.1 cicuity whe it is ot equied, disable the cicuity pemaetly with pi coectios as listed i the followig table.
JTAG Pis3 | Coectio fo Disablig |
---|---|
TMS | VCCIO_SDM |
TCK | GND |
TDI | VCCIO_SDM |
TDO | Leave ope |
3 The JTAG pis ae dedicated. Softwae optio is ot available to disable JTAG i Agilex® 7 devices.