A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: bcv1557328310421
Ixiasoft
Visible to Intel only — GUID: bcv1557328310421
Ixiasoft
5.1.8. Interfacing between the FPGA and HPS
The memory-mapped connectivity between the HPS and the FPGA fabric is a crucial tool to maximize the performance of your design. Use the guidelines in this chapter for recommended topologies to optimize the performance of your system.