Visible to Intel only — GUID: gol1675050697692
Ixiasoft
Visible to Intel only — GUID: gol1675050697692
Ixiasoft
4.2. Processor Pipeline
The Nios® V/g processor employs a five-stage pipeline.
Stage | Denotation | Function |
---|---|---|
F | Instruction fetch |
|
D | Instruction decode |
|
E | Instruction execute |
|
M | Memory |
|
W | Write back |
|
The Nios® V/g processor implements the general-purpose register file using the M20K memory blocks. The processor takes one processing cycle to read from an M20K location. Therefore, the F-stage initiates register file reads so general-purpose register values are available in D-stage.
Writing to the M20K location takes two processing cycles. Therefore, the M-stage initiates writes to a general-purpose register. If there is a dependency to resolve, the M-stage carries forward the value to the W-stage.
The core resolves data dependencies in the D-stage. Operands can move from register file read or E-stage, M-stage, or W-stage.
- Data dependency—if the source operand is not available in D-stage, instruction in D-stage and F-stage stalls until the operand becomes available. The scenario can happen if destination general-purpose register of load or multicycle instruction in E-stage or M-stage is the source for instruction in D-stage.
- Resource stall—if a memory operation or multicycle is pending in M-stage, the instructions in preceding stages stalls until M-stage completes the instruction.