Visible to Intel only — GUID: iie1474978763802
Ixiasoft
1.1. Directory Structure
1.2. DisplayPort Intel® FPGA IP Design Example Hardware and Software Requirements
1.3. Generating the DisplayPort Intel® FPGA IP Design Example
1.4. Simulating the Design
1.5. Compiling and Testing the DisplayPort Intel® FPGA IP Design
1.6. DisplayPort Intel® FPGA IP Design Example Parameters
2.1. Cyclone® 10 GX DisplayPort SST Parallel Loopback Design Features
2.2. Cyclone® 10 GX DisplayPort MST Parallel Loopback Design Features
2.3. Cyclone® 10 GX DisplayPort SST TX-only or RX-only Design Features
2.4. Enabling Adaptive Sync Support
2.5. Design Components
2.6. Clocking Scheme
2.7. Interface Signals and Parameter
2.8. Hardware Setup
2.9. Simulation Testbench
2.10. DisplayPort Transceiver Reconfiguration Flow
2.11. Transceiver Lane Configurations
Visible to Intel only — GUID: iie1474978763802
Ixiasoft
1.2. DisplayPort Intel® FPGA IP Design Example Hardware and Software Requirements
Intel uses the following hardware and software to test the design example.
Hardware
- Cyclone® 10 GX FPGA Development Kit
- DisplayPort Source (Graphics Processing Unit (GPU))
- DisplayPort Sink (Monitor)
- Bitec DisplayPort FMC daughter card (Revisions 8.0, 10.0, 11.0, and 12.0)
- DisplayPort cables
Software
- Quartus® Prime Pro Edition (for hardware testing)
- Ashling RiscFree* integrated development environment (IDE) for Intel FPGAs
- Questa* Intel® FPGA Edition, Questa* Intel® FPGA Starter Edition, (Verilog only), Riviera-PRO* , Xcelium* or VCS* (Verilog only)/ VCS* MX simulator
- Windows WSL1 and Ubuntu