CPRI Intel® FPGA IP User Guide

ID 683595
Date 11/15/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.19.7. Interface to the External PLL

Table 48.   CPRI Intel® FPGA IP Core External PLL Interface SignalsThe CPRI Intel® FPGA IP requires that you generate and connect an external transceiver PLL IP core. This signal is not available in Intel® Stratix® 10 E-tile and Intel® Agilex™ E- tile device variations since the PHY includes the transceiver PLL.

Signal Name

Direction

Description

xcvr_ext_pll_clk Input

Clocks the transmitter PMA.

You should drive this input clock with the output of the external transceiver TX PLL. In Arria 10 devices, you have a choice of different TX PLL IP cores to configure. You must ensure that you configure a PLL IP core that is capable of driving the frequency that the CPRI IP core requires to run at the specified CPRI line bit rate.