Intel® FPGA Power and Thermal Calculator User Guide

Download PDF
ID 683445
Date 9/26/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Answers to Top FAQs 2. Overview of the Intel® FPGA Power and Thermal Calculator 3. Estimating Power Consumption with the Intel® FPGA Power and Thermal Calculator 4. Intel® FPGA Power and Thermal Calculator Graphical User Interface 5. Intel® FPGA Power and Thermal Calculator Pages 6. Factors Affecting the Accuracy of the Intel® FPGA PTC 7. Intel® FPGA Power and Thermal Calculator User Guide Archive 8. Document Revision History for the Intel® FPGA Power and Thermal Calculator User Guide A. Measuring Static Power
2. Overview of the Intel® FPGA Power and Thermal Calculator x
2.1. Accessing the Intel FPGA Power and Thermal Calculators 2.2. Intel® FPGA PTC Power Model Status 2.3. Definitions of Power Terms Used in this Document
3. Estimating Power Consumption with the Intel® FPGA Power and Thermal Calculator x
3.1. Estimating Power Before Starting the FPGA Design 3.2. Estimating Power While Creating the FPGA Design 3.3. Estimating Power After Completing the FPGA Design 3.4. Using Design Hierarchies in the Intel® FPGA Power and Thermal Calculator 3.5. Estimating Power for Dual-Core Devices
3.4. Using Design Hierarchies in the Intel® FPGA Power and Thermal Calculator x
3.4.1. Entering Hierarchy Information Into the Intel® FPGA PTC 3.4.2. Exporting, Importing, Duplicating, Renaming, and Deleting Hierarchies in the Intel® FPGA PTC
4. Intel® FPGA Power and Thermal Calculator Graphical User Interface x
4.1. Intel® FPGA PTC Select Family Dialog Box 4.2. Intel® FPGA PTC Primary GUI Components 4.3. Deleting Rows from Data Entry Pages
4.2. Intel® FPGA PTC Primary GUI Components x
4.2.1. Intel® FPGA PTC Data Entry Pages 4.2.2. Intel® FPGA PTC Module Manager 4.2.3. Intel® FPGA PTC Field Types 4.2.4. Intel® FPGA PTC Data Entry Error Messages
4.2.3. Intel® FPGA PTC Field Types x
4.2.3.1. Intel® FPGA PTC Input Field Dependencies Specified Values Affect the Allowed Values Hierarchy Changes To One Data Entry Page Affect All Pages Changes To One Data Entry Page May Affect Values On Other Pages
5. Intel® FPGA Power and Thermal Calculator Pages x
5.1. Intel® FPGA PTC - Power Summary 5.2. Intel® FPGA PTC - Common Page Elements 5.3. Intel® FPGA PTC - Main Page 5.4. Intel® FPGA PTC - Logic Page 5.5. Intel® FPGA PTC - RAM Page 5.6. Intel® FPGA PTC - DSP Page 5.7. Intel® FPGA PTC - Clock Page 5.8. Intel® FPGA PTC - PLL Page 5.9. Intel® FPGA PTC - I/O Page 5.10. Intel® FPGA PTC - I/O-IP Page 5.11. Intel® FPGA PTC - Transceiver Page 5.12. Intel® FPGA PTC - HPS Page 5.13. Intel® FPGA PTC - Crypto Page 5.14. Intel® FPGA PTC - HBM Page 5.15. Intel® FPGA PTC - Thermal Page 5.16. Intel® FPGA PTC - Report Page
5.3. Intel® FPGA PTC - Main Page x
5.3.1. Intel® FPGA PTC - Device Selection and Thermal Analysis Windows
5.11. Intel® FPGA PTC - Transceiver Page x
5.11.1. Estimating E-Tile Channel PLL Power with the Intel Power and Thermal Calculator
6. Factors Affecting the Accuracy of the Intel® FPGA PTC x
6.1. Toggle Rate 6.2. I/O Bank Allocation
1. Answers to Top FAQs
2. Overview of the Intel® FPGA Power and Thermal Calculator
3. Estimating Power Consumption with the Intel® FPGA Power and Thermal Calculator
4. Intel® FPGA Power and Thermal Calculator Graphical User Interface
5. Intel® FPGA Power and Thermal Calculator Pages
6. Factors Affecting the Accuracy of the Intel® FPGA PTC
7. Intel® FPGA Power and Thermal Calculator User Guide Archive
8. Document Revision History for the Intel® FPGA Power and Thermal Calculator User Guide
A. Measuring Static Power

4.2.3.1. Intel® FPGA PTC Input Field Dependencies

The value you specify for some input fields affect the allowed values for other fields.

Specified Values Affect the Allowed Values

For example, the device package that you select may determine what transceiver grades are selectable. If you change the selected device package, and the currently selected transceiver grade is still legal for the new package, the Transceiver Grade value does not change. However, if the currently selected transceiver grade is not compatible with the selected device package, the Transceiver Grade value automatically changes to one of the legal values.

Hierarchy Changes To One Data Entry Page Affect All Pages

Adding, changing, or deleting hierarchy information on one data entry page is reflected on all other pages that contain that same level of hierarchy. For example, if the Logic page contains hierarchical entry of a|b|c, updating the Module field results in module name update of all data entry pages that contain the hierarchy of a|b|c. In addition, the Module Manager updates with this new information.

Similarly, deletion of a level of hierarchy in the Module Manager results in removal of all entries on all data entry pages with that same level of hierarchy and below.

Changes To One Data Entry Page May Affect Values On Other Pages

Changes that you make on one data entry page may affect values on another page because of dependencies between input fields. For example, if you select a device that does not support the current I/O standard specified in the I/O page, that I/O standard automatically changes to one of the I/O standards supported by the new device.

In general, the Intel® FPGA Power and Thermal Calculator (PTC) does not automatically change an input value unless it is necessary to preserve the legality of the input. Changes in one field have minimal impact on other fields, while ensuring that overall combination of field values are legal. However, this can sometimes lead to unanticipated results. Consider the following example:

Assume that Dev1 is selected in the Main page, and I/O standard IO1 is selected in the I/O page. Assume also that device Dev1 supports I/O standards IO1 and IO2. Suppose that you change the device selection to Dev2, which supports only one I/O standard, IO2. As a result of you changing the device selection, the I/O standard in the I/O page changes to IO2. If you then reverted the device selection back to Dev1, the I/O standard does not change, because IO2 is a legal I/O standard value for the device Dev1. The important point to note, is that the changing of device from Dev1 to Dev2 and back again, had the—potentially unintended—consequence of changing the I/O standard in the I/O page.

Note: In most cases, field dependencies are limited to the same page, and often even within the same row. However, device, device grade, package and transceiver grade selection can have a much wider impact, as illustrated above. A simple way to verify that no unintended changes resulted from changing a device is to use the File > Save As function to export the Intel® FPGA PTC state before and after the change in device selection. You can then compare the two .ptc files using a third-party diff utility to identify any fields that have changed.
Level Two Title