Visible to Intel only — GUID: bhc1395632759349
Ixiasoft
1. About LL Ethernet 10G MAC
2. Getting Started
3. LL Ethernet 10G MAC Intel® FPGA IP Design Examples
4. Functional Description
5. Configuration Registers
6. Interface Signals
7. Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide Archives
8. Document Revision History for the Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide
2.1. Introduction to Intel® FPGA IP Cores
2.2. Installing and Licensing Intel® FPGA IP Cores
2.3. Specifying the IP Core Parameters and Options ( Intel® Quartus® Prime Pro Edition)
2.4. IP Core Generation Output ( Intel® Quartus® Prime Pro Edition)
2.5. Files Generated for Intel IP Cores (Legacy Parameter Editor)
2.6. Simulating Intel® FPGA IP Cores
2.7. Creating a Signal Tap Debug File to Match Your Design Hierarchy
2.8. Parameter Settings for the Low Latency Ethernet 10G MAC Intel® FPGA IP Core
2.9. Upgrading the Low Latency Ethernet 10G MAC Intel® FPGA IP Core
2.10. Design Considerations for the Low Latency Ethernet 10G MAC Intel® FPGA IP Core
5.1. Register Map
5.2. Register Access Definition
5.3. Primary MAC Address
5.4. MAC Reset Control Register
5.5. TX Configuration and Status Registers
5.6. Flow Control Registers
5.7. Unidirectional Control Registers
5.8. RX Configuration and Status Registers
5.9. Timestamp Registers
5.10. ECC Registers
5.11. Statistics Registers
6.1. Clock and Reset Signals
6.2. Speed Selection Signal
6.3. Error Correction Signals
6.4. Unidirectional Signals
6.5. Avalon® Memory-Mapped Interface Programming Signals
6.6. Avalon® Streaming Data Interfaces
6.7. Avalon® Streaming Flow Control Signals
6.8. Avalon® Streaming Status Interface
6.9. PHY-side Interfaces
6.10. IEEE 1588v2 Interfaces
Visible to Intel only — GUID: bhc1395632759349
Ixiasoft
4.4.7. Unidirectional Feature
The MAC TX implements the unidirectional feature as specified by clause 66 in the IEEE802.3 specification. This is an optional feature supported only in 10G, 1G/10G, and 1G/2.5G/10G core variants. When you enable this feature, two output ports—unidirectional_en, unidirectional_remote_fault_dis— and two register fields—UniDir_En (Bit 0), UniDirRmtFault_Dis (Bit 1)— are accessible to control the TX XGMII interface.
Bit 0 Register Field | Bit 1 Register Field | Link Status | TX XGMII Interface Behavior |
---|---|---|---|
Don't care | Don't care | No link fault | Continue to allow normal packet transmission. |
0 | Don't care | Local fault | Immediately override the current content with remote fault sequence. |
1 | 0 | Local fault | Continue to send packet if there is one. Otherwise, override the IPG/IDLE bytes with remote fault sequence.4 |
1 | 1 | Local fault | Continue to allow normal packet transmission (similar to no link fault). |
0 | Don't care | Remote fault | Immediately override the current content with IDLE control characters. |
1 | Don't care | Remote fault | Continue to allow normal packet transmission (similar to no link fault). |
4 At least a full column of IDLE (four IDLE characters) must precede the remote fault sequence.